spelling mistakes and fixing image location

pull/10/head
janmg 2022-10-05 12:32:32 +03:00 committed by GitHub
parent 7dc4eb32ec
commit 57f6864206
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 4 additions and 4 deletions

View File

@ -13,7 +13,7 @@ sudo flashrom -p linux spi:dev=/dev/spidev0.0,spispeed=1000
sudo flashrom -p linux spi:dev=/dev/spidev0.0,spispeed=1000 -r dump.bin
```
An ESP8266 and ESP32 has several SPI busses available in hardware, SPI0 is hooked up to it's own internal flash and is not intended for use, but the HSPI and VSPI busses can be used in combination with a SOIC-8 clamp to read from SPI NOR chips. cheap clips have a tendency to jump of the chips, pomona 5250 has a better grip.
An ESP8266 and ESP32 have several SPI busses available in hardware, SPI0 is hooked up to it's own internal flash and is not intended for use, but the HSPI and VSPI busses can be used in combination with a SOIC-8 clamp to read from SPI NOR chips. cheap clips have a tendency to jump off the chips, pomona 5250 has a better grip.
```powershell
$ python ./esptool.py read_flash --spi-connection HSPI 0 0x400000 flash_dump.bin
@ -31,11 +31,11 @@ $ ./mkspiffs -u /tmp/data -p 256 -b 8192 -s 1028096 /tmp/spiffs/bin
### ESP32 Diagrams
Color coded which pins can be connected from the ESP HSPI pins to an SPI flash. The pink interfaces are optional to switch to QSPI
Color coded which pins can be connected from the ESP HSPI pins to an SPI flash. The pink interfaces (DQ1 and DQ2) are optional, they are only used in QSPI mode.
<p align="center">
<img src="../assets/Esp32.png" style="max-width: 400px;"><br />
<img src="../assets/Qspi.png" style="max-width: 400px;">
<img src="https://raw.githubusercontent.com/swisskyrepo/HardwareAllTheThings/master/docs/assets/Esp32.png" style="max-width: 400px;"><br />
<img src="https://raw.githubusercontent.com/swisskyrepo/HardwareAllTheThings/master/docs/assets/Qspi.png" style="max-width: 400px;">
</p>
### References