55 lines
2.4 KiB
Diff
55 lines
2.4 KiB
Diff
From b100a50c3bf7884a97d5008fc79d9b45f3b6e999 Mon Sep 17 00:00:00 2001
|
|
From: Kurt Mahan <kmahan@freescale.com>
|
|
Date: Fri, 30 Nov 2007 12:55:12 -0700
|
|
Subject: [PATCH] Fix bitfield definitions.
|
|
|
|
LTIBName: m5445x-ccm-bitdefs
|
|
Signed-off-by: Kurt Mahan <kmahan@freescale.com>
|
|
---
|
|
include/asm-m68k/mcf5445x_ccm.h | 34 ++++++++++++++++++----------------
|
|
1 files changed, 18 insertions(+), 16 deletions(-)
|
|
|
|
--- a/include/asm-m68k/mcf5445x_ccm.h
|
|
+++ b/include/asm-m68k/mcf5445x_ccm.h
|
|
@@ -118,22 +118,24 @@
|
|
#define MCF_CCM_MISCCR_BMT(x) (((x) & 0x0007) << 8) /* Bus monitor timing field */
|
|
#define MCF_CCM_MISCCR_BME (0x0800) /* Bus monitor external enable bit */
|
|
#define MCF_CCM_MISCCR_LIMP (0x1000) /* Limp mode enable */
|
|
-#define MCF_CCM_MISCCR_BMT_65536 (0)
|
|
-#define MCF_CCM_MISCCR_BMT_32768 (1)
|
|
-#define MCF_CCM_MISCCR_BMT_16384 (2)
|
|
-#define MCF_CCM_MISCCR_BMT_8192 (3)
|
|
-#define MCF_CCM_MISCCR_BMT_4096 (4)
|
|
-#define MCF_CCM_MISCCR_BMT_2048 (5)
|
|
-#define MCF_CCM_MISCCR_BMT_1024 (6)
|
|
-#define MCF_CCM_MISCCR_BMT_512 (7)
|
|
-#define MCF_CCM_MISCCR_SSIPUS_UP (1)
|
|
-#define MCF_CCM_MISCCR_SSIPUS_DOWN (0)
|
|
-#define MCF_CCM_MISCCR_TIMDMA_TIM (1)
|
|
-#define MCF_CCM_MISCCR_TIMDMA_SSI (0)
|
|
-#define MCF_CCM_MISCCR_SSISRC_CLKIN (0)
|
|
-#define MCF_CCM_MISCCR_SSISRC_PLL (1)
|
|
-#define MCF_CCM_MISCCR_USBOC_ACTHI (0)
|
|
-#define MCF_CCM_MISCCR_USBOV_ACTLO (1)
|
|
+#define MCF_CCM_MISCCR_BMT_65536 (0 << 8)
|
|
+#define MCF_CCM_MISCCR_BMT_32768 (1 << 8)
|
|
+#define MCF_CCM_MISCCR_BMT_16384 (2 << 8)
|
|
+#define MCF_CCM_MISCCR_BMT_8192 (3 << 8)
|
|
+#define MCF_CCM_MISCCR_BMT_4096 (4 << 8)
|
|
+#define MCF_CCM_MISCCR_BMT_2048 (5 << 8)
|
|
+#define MCF_CCM_MISCCR_BMT_1024 (6 << 8)
|
|
+#define MCF_CCM_MISCCR_BMT_512 (7 << 8)
|
|
+#define MCF_CCM_MISCCR_SSIPUE_UP (1 << 7)
|
|
+#define MCF_CCM_MISCCR_SSIPUE_DOWN (0 << 7)
|
|
+#define MCF_CCM_MISCCR_SSIPUS_UP (1 << 6)
|
|
+#define MCF_CCM_MISCCR_SSIPUS_DOWN (0 << 6)
|
|
+#define MCF_CCM_MISCCR_TIMDMA_TIM (1 << 5)
|
|
+#define MCF_CCM_MISCCR_TIMDMA_SSI (0 << 5)
|
|
+#define MCF_CCM_MISCCR_SSISRC_CLKIN (0 << 4)
|
|
+#define MCF_CCM_MISCCR_SSISRC_PLL (1 << 4)
|
|
+#define MCF_CCM_MISCCR_USBOC_ACTHI (0 << 1)
|
|
+#define MCF_CCM_MISCCR_USBOC_ACTLO (1 << 1)
|
|
#define MCF_CCM_MISCCR_USBSRC_CLKIN (0)
|
|
#define MCF_CCM_MISCCR_USBSRC_PLL (1)
|
|
|