211 lines
4.4 KiB
Diff
211 lines
4.4 KiB
Diff
From b72ae753b73cbc4b488dcdbf997faec199c8bb3f Mon Sep 17 00:00:00 2001
|
|
From: John Crispin <blogic@openwrt.org>
|
|
Date: Thu, 21 Mar 2013 18:29:02 +0100
|
|
Subject: [PATCH 108/121] MIPS: add rt2880 dts files
|
|
|
|
Add a dtsi file for RT2880 SoC and a sample dts file. This SoC is first one that
|
|
was released in this SoC family.
|
|
|
|
Signed-off-by: John Crispin <blogic@openwrt.org>
|
|
---
|
|
arch/mips/ralink/Kconfig | 4 ++
|
|
arch/mips/ralink/dts/Makefile | 1 +
|
|
arch/mips/ralink/dts/rt2880.dtsi | 116 ++++++++++++++++++++++++++++++++++
|
|
arch/mips/ralink/dts/rt2880_eval.dts | 52 +++++++++++++++
|
|
4 files changed, 173 insertions(+)
|
|
create mode 100644 arch/mips/ralink/dts/rt2880.dtsi
|
|
create mode 100644 arch/mips/ralink/dts/rt2880_eval.dts
|
|
|
|
--- a/arch/mips/ralink/Kconfig
|
|
+++ b/arch/mips/ralink/Kconfig
|
|
@@ -26,6 +26,10 @@ choice
|
|
config DTB_RT_NONE
|
|
bool "None"
|
|
|
|
+ config DTB_RT2880_EVAL
|
|
+ bool "RT2880 eval kit"
|
|
+ depends on SOC_RT288X
|
|
+
|
|
config DTB_RT305X_EVAL
|
|
bool "RT305x eval kit"
|
|
depends on SOC_RT305X
|
|
--- a/arch/mips/ralink/dts/Makefile
|
|
+++ b/arch/mips/ralink/dts/Makefile
|
|
@@ -1 +1,2 @@
|
|
+obj-$(CONFIG_DTB_RT2880_EVAL) := rt2880_eval.dtb.o
|
|
obj-$(CONFIG_DTB_RT305X_EVAL) := rt3052_eval.dtb.o
|
|
--- /dev/null
|
|
+++ b/arch/mips/ralink/dts/rt2880.dtsi
|
|
@@ -0,0 +1,116 @@
|
|
+/ {
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+ compatible = "ralink,rt2880-soc";
|
|
+
|
|
+ cpus {
|
|
+ cpu@0 {
|
|
+ compatible = "mips,mips24KEc";
|
|
+ };
|
|
+ };
|
|
+
|
|
+ chosen {
|
|
+ bootargs = "console=ttyS0,57600 init=/init";
|
|
+ };
|
|
+
|
|
+ cpuintc: cpuintc@0 {
|
|
+ #address-cells = <0>;
|
|
+ #interrupt-cells = <1>;
|
|
+ interrupt-controller;
|
|
+ compatible = "mti,cpu-interrupt-controller";
|
|
+ };
|
|
+
|
|
+ palmbus@10000000 {
|
|
+ compatible = "palmbus";
|
|
+ reg = <0x10000000 0x200000>;
|
|
+ ranges = <0x0 0x10000000 0x1FFFFF>;
|
|
+
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+
|
|
+ sysc@300000 {
|
|
+ compatible = "ralink,rt2880-sysc";
|
|
+ reg = <0x300000 0x100>;
|
|
+ };
|
|
+
|
|
+ timer@300100 {
|
|
+ compatible = "ralink,rt2880-timer";
|
|
+ reg = <0x300100 0x20>;
|
|
+
|
|
+ interrupt-parent = <&intc>;
|
|
+ interrupts = <1>;
|
|
+
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
+ watchdog@300120 {
|
|
+ compatible = "ralink,rt2880-wdt";
|
|
+ reg = <0x300120 0x10>;
|
|
+ };
|
|
+
|
|
+ intc: intc@300200 {
|
|
+ compatible = "ralink,rt2880-intc";
|
|
+ reg = <0x300200 0x100>;
|
|
+
|
|
+ interrupt-controller;
|
|
+ #interrupt-cells = <1>;
|
|
+
|
|
+ interrupt-parent = <&cpuintc>;
|
|
+ interrupts = <2>;
|
|
+ };
|
|
+
|
|
+ memc@300300 {
|
|
+ compatible = "ralink,rt2880-memc";
|
|
+ reg = <0x300300 0x100>;
|
|
+ };
|
|
+
|
|
+ gpio0: gpio@300600 {
|
|
+ compatible = "ralink,rt2880-gpio";
|
|
+ reg = <0x300600 0x34>;
|
|
+
|
|
+ gpio-controller;
|
|
+ #gpio-cells = <2>;
|
|
+
|
|
+ ralink,num-gpios = <24>;
|
|
+ ralink,register-map = [ 00 04 08 0c
|
|
+ 20 24 28 2c
|
|
+ 30 34 ];
|
|
+ };
|
|
+
|
|
+ gpio1: gpio@300638 {
|
|
+ compatible = "ralink,rt2880-gpio";
|
|
+ reg = <0x300638 0x24>;
|
|
+
|
|
+ gpio-controller;
|
|
+ #gpio-cells = <2>;
|
|
+
|
|
+ ralink,num-gpios = <16>;
|
|
+ ralink,register-map = [ 00 04 08 0c
|
|
+ 10 14 18 1c
|
|
+ 20 24 ];
|
|
+ };
|
|
+
|
|
+ gpio2: gpio@300660 {
|
|
+ compatible = "ralink,rt2880-gpio";
|
|
+ reg = <0x300660 0x24>;
|
|
+
|
|
+ gpio-controller;
|
|
+ #gpio-cells = <2>;
|
|
+
|
|
+ ralink,num-gpios = <32>;
|
|
+ ralink,register-map = [ 00 04 08 0c
|
|
+ 10 14 18 1c
|
|
+ 20 24 ];
|
|
+ };
|
|
+
|
|
+ uartlite@300c00 {
|
|
+ compatible = "ralink,rt2880-uart", "ns16550a";
|
|
+ reg = <0x300c00 0x100>;
|
|
+
|
|
+ interrupt-parent = <&intc>;
|
|
+ interrupts = <12>;
|
|
+
|
|
+ reg-shift = <2>;
|
|
+ };
|
|
+ };
|
|
+};
|
|
--- /dev/null
|
|
+++ b/arch/mips/ralink/dts/rt2880_eval.dts
|
|
@@ -0,0 +1,52 @@
|
|
+/dts-v1/;
|
|
+
|
|
+/include/ "rt2880.dtsi"
|
|
+
|
|
+/ {
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+ compatible = "ralink,rt2880-eval-board", "ralink,rt2880-soc";
|
|
+ model = "Ralink RT2880 evaluation board";
|
|
+
|
|
+ memory@8000000 {
|
|
+ reg = <0x0 0x2000000>;
|
|
+ };
|
|
+
|
|
+ palmbus@10000000 {
|
|
+ sysc@300000 {
|
|
+ ralink,pinmux = "uartlite", "spi";
|
|
+ ralink,uartmux = "gpio";
|
|
+ ralink,wdtmux = <0>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ cfi@1f000000 {
|
|
+ compatible = "cfi-flash";
|
|
+ reg = <0x1f000000 0x800000>;
|
|
+
|
|
+ bank-width = <2>;
|
|
+ device-width = <2>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+
|
|
+ partition@0 {
|
|
+ label = "uboot";
|
|
+ reg = <0x0 0x30000>;
|
|
+ read-only;
|
|
+ };
|
|
+ partition@30000 {
|
|
+ label = "uboot-env";
|
|
+ reg = <0x30000 0x10000>;
|
|
+ read-only;
|
|
+ };
|
|
+ partition@40000 {
|
|
+ label = "calibration";
|
|
+ reg = <0x40000 0x10000>;
|
|
+ read-only;
|
|
+ };
|
|
+ partition@50000 {
|
|
+ label = "linux";
|
|
+ reg = <0x50000 0x7b0000>;
|
|
+ };
|
|
+ };
|
|
+};
|