48 lines
1.2 KiB
Diff
48 lines
1.2 KiB
Diff
--- a/arch/mips/ath79/common.h
|
|
+++ b/arch/mips/ath79/common.h
|
|
@@ -26,6 +26,7 @@ void ath79_ddr_wb_flush(unsigned int reg
|
|
void ath79_gpio_function_enable(u32 mask);
|
|
void ath79_gpio_function_disable(u32 mask);
|
|
void ath79_gpio_function_setup(u32 set, u32 clear);
|
|
+void ath79_gpio_output_select(unsigned gpio, u8 val);
|
|
void ath79_gpio_init(void);
|
|
|
|
#endif /* __ATH79_COMMON_H */
|
|
--- a/arch/mips/ath79/gpio.c
|
|
+++ b/arch/mips/ath79/gpio.c
|
|
@@ -184,6 +184,34 @@ void ath79_gpio_function_setup(u32 set,
|
|
spin_unlock_irqrestore(&ath79_gpio_lock, flags);
|
|
}
|
|
|
|
+void __init ath79_gpio_output_select(unsigned gpio, u8 val)
|
|
+{
|
|
+ void __iomem *base = ath79_gpio_base;
|
|
+ unsigned long flags;
|
|
+ unsigned int reg;
|
|
+ u32 t, s;
|
|
+
|
|
+ BUG_ON(!soc_is_ar934x());
|
|
+
|
|
+ if (gpio >= AR934X_GPIO_COUNT)
|
|
+ return;
|
|
+
|
|
+ reg = AR934X_GPIO_REG_OUT_FUNC0 + 4 * (gpio / 4);
|
|
+ s = 8 * (gpio % 4);
|
|
+
|
|
+ spin_lock_irqsave(&ath79_gpio_lock, flags);
|
|
+
|
|
+ t = __raw_readl(base + reg);
|
|
+ t &= ~(0xff << s);
|
|
+ t |= val << s;
|
|
+ __raw_writel(t, base + reg);
|
|
+
|
|
+ /* flush write */
|
|
+ (void) __raw_readl(base + reg);
|
|
+
|
|
+ spin_unlock_irqrestore(&ath79_gpio_lock, flags);
|
|
+}
|
|
+
|
|
void __init ath79_gpio_init(void)
|
|
{
|
|
int err;
|