hak5
/
wifipineapple-openwrt
mirror of https://github.com/hak5/wifipineapple-openwrt.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

[ramips] uart_clk on Rt3352F is always 40MHz 

Currently, sys_clk/10 is used which is just wrong.
cpu_clk/10 would work for systems with 400MHz CPU clock.

Signed-off-by: Daniel Golle <dgolle@allnet.de>

git-svn-id: svn://svn.openwrt.org/openwrt/trunk@32812 3c298f89-4303-0410-b956-a3cf2f4a3e73
master
John Crispin 2012-07-24 20:37:50 +00:00
parent 7ee23fa260
commit 664e8551c6
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
target/linux/ramips/files/arch/mips/ralink/rt305x/clock.c
View File

@ -60,7 +60,7 @@ void __init rt305x_clocks_init(void)
break; break;
} }
rt305x_sys_clk.rate = rt305x_cpu_clk.rate / 3; rt305x_sys_clk.rate = rt305x_cpu_clk.rate / 3;
rt305x_uart_clk.rate = rt305x_sys_clk.rate / 10; rt305x_uart_clk.rate = 40000000;
rt305x_wdt_clk.rate = rt305x_sys_clk.rate; rt305x_wdt_clk.rate = rt305x_sys_clk.rate;
} else { } else {
BUG(); BUG();