ramips: set clk_is_20mhz for rt2x00 on RT3352/RT5350

Signed-off-by: Daniel Golle <dgolle@allnet.de>
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>

git-svn-id: svn://svn.openwrt.org/openwrt/trunk@34270 3c298f89-4303-0410-b956-a3cf2f4a3e73
master
Gabor Juhos 2012-11-20 07:19:10 +00:00
parent e71db9dfd9
commit 0cbf423c6a
2 changed files with 10 additions and 0 deletions

View File

@ -111,6 +111,8 @@
#define RT5350_SYSCFG0_DRAM_SIZE_32M 3
#define RT5350_SYSCFG0_DRAM_SIZE_64M 4
#define RT3352_SYSCFG0_XTAL_SEL BIT(20)
#define RT3352_SYSCFG1_USB0_HOST_MODE BIT(10)
#define RT3352_CLKCFG1_UPHY0_CLK_EN BIT(18)

View File

@ -215,7 +215,15 @@ static struct platform_device rt305x_wifi_device = {
void __init rt305x_register_wifi(void)
{
u32 t;
rt305x_wifi_data.eeprom_file_name = "RT305X.eeprom";
if (soc_is_rt3352() || soc_is_rt5350()) {
t = rt305x_sysc_rr(SYSC_REG_SYSTEM_CONFIG);
t &= RT3352_SYSCFG0_XTAL_SEL;
if (!t)
rt305x_wifi_data.clk_is_20mhz = 1;
}
platform_device_register(&rt305x_wifi_device);
}