2014-08-27 12:09:46 +00:00
|
|
|
From 5b08dd0d672b59fff16d02239ca6a36aaecdb1ca Mon Sep 17 00:00:00 2001
|
|
|
|
|
From: Roman Byshko <rbyshko@gmail.com>
|
|
|
|
|
Date: Fri, 7 Feb 2014 16:21:52 +0100
|
|
|
|
|
Subject: [PATCH] ARM: sun5i: dt: Add bindings for USB clocks
|
|
|
|
|
|
|
|
|
|
Signed-off-by: Roman Byshko <rbyshko@gmail.com>
|
|
|
|
|
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
|
|
|
|
|
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
|
|
|
|
|
---
|
|
|
|
|
arch/arm/boot/dts/sun5i-a10s.dtsi | 9 +++++++++
|
|
|
|
|
arch/arm/boot/dts/sun5i-a13.dtsi | 9 +++++++++
|
|
|
|
|
2 files changed, 18 insertions(+)
|
|
|
|
|
|
|
|
|
|
--- a/arch/arm/boot/dts/sun5i-a10s.dtsi
|
|
|
|
|
+++ b/arch/arm/boot/dts/sun5i-a10s.dtsi
|
2014-09-10 21:40:19 +00:00
|
|
|
@@ -272,6 +272,15 @@
|
2014-08-27 12:09:46 +00:00
|
|
|
clock-output-names = "ir0";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
+ usb_clk: clk@01c200cc {
|
|
|
|
|
+ #clock-cells = <1>;
|
|
|
|
|
+ #reset-cells = <1>;
|
|
|
|
|
+ compatible = "allwinner,sun5i-a13-usb-clk";
|
|
|
|
|
+ reg = <0x01c200cc 0x4>;
|
|
|
|
|
+ clocks = <&pll6 1>;
|
|
|
|
|
+ clock-output-names = "usb_ohci0", "usb_phy";
|
|
|
|
|
+ };
|
|
|
|
|
+
|
|
|
|
|
mbus_clk: clk@01c2015c {
|
|
|
|
|
#clock-cells = <0>;
|
|
|
|
|
compatible = "allwinner,sun4i-mod0-clk";
|
|
|
|
|
--- a/arch/arm/boot/dts/sun5i-a13.dtsi
|
|
|
|
|
+++ b/arch/arm/boot/dts/sun5i-a13.dtsi
|
|
|
|
|
@@ -274,6 +274,15 @@
|
|
|
|
|
clock-output-names = "ir0";
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
+ usb_clk: clk@01c200cc {
|
|
|
|
|
+ #clock-cells = <1>;
|
|
|
|
|
+ #reset-cells = <1>;
|
|
|
|
|
+ compatible = "allwinner,sun5i-a13-usb-clk";
|
|
|
|
|
+ reg = <0x01c200cc 0x4>;
|
|
|
|
|
+ clocks = <&pll6 1>;
|
|
|
|
|
+ clock-output-names = "usb_ohci0", "usb_phy";
|
|
|
|
|
+ };
|
|
|
|
|
+
|
|
|
|
|
mbus_clk: clk@01c2015c {
|
|
|
|
|
#clock-cells = <0>;
|
|
|
|
|
compatible = "allwinner,sun4i-mod0-clk";
|
