mirror of https://github.com/hak5/openwrt.git
71 lines
2.0 KiB
Diff
71 lines
2.0 KiB
Diff
From b404f3daca1807a74e07180397c6e85046b7a5cd Mon Sep 17 00:00:00 2001
|
|
From: =?UTF-8?q?Emilio=20L=C3=B3pez?= <emilio@elopez.com.ar>
|
|
Date: Fri, 18 Jul 2014 15:58:58 -0300
|
|
Subject: [PATCH] ARM: sunxi: Add codec clock support
|
|
MIME-Version: 1.0
|
|
Content-Type: text/plain; charset=UTF-8
|
|
Content-Transfer-Encoding: 8bit
|
|
|
|
This commit adds the codec clock definition to the sun4i, sun5i and
|
|
sun7i device trees. The codec clock is used in the analog codec block.
|
|
|
|
Signed-off-by: Emilio López <emilio@elopez.com.ar>
|
|
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
|
|
---
|
|
arch/arm/boot/dts/sun4i-a10.dtsi | 8 ++++++++
|
|
arch/arm/boot/dts/sun5i.dtsi | 8 ++++++++
|
|
arch/arm/boot/dts/sun7i-a20.dtsi | 8 ++++++++
|
|
3 files changed, 24 insertions(+)
|
|
|
|
--- a/arch/arm/boot/dts/sun4i-a10.dtsi
|
|
+++ b/arch/arm/boot/dts/sun4i-a10.dtsi
|
|
@@ -420,6 +420,14 @@
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "spi3";
|
|
};
|
|
+
|
|
+ codec_clk: clk@01c20140 {
|
|
+ #clock-cells = <0>;
|
|
+ compatible = "allwinner,sun4i-a10-codec-clk";
|
|
+ reg = <0x01c20140 0x4>;
|
|
+ clocks = <&pll2 0>;
|
|
+ clock-output-names = "codec";
|
|
+ };
|
|
};
|
|
|
|
soc@01c00000 {
|
|
--- a/arch/arm/boot/dts/sun5i-a13.dtsi
|
|
+++ b/arch/arm/boot/dts/sun5i-a13.dtsi
|
|
@@ -350,6 +350,14 @@
|
|
clock-output-names = "usb_ohci0", "usb_phy";
|
|
};
|
|
|
|
+ codec_clk: clk@01c20140 {
|
|
+ #clock-cells = <0>;
|
|
+ compatible = "allwinner,sun4i-a10-codec-clk";
|
|
+ reg = <0x01c20140 0x4>;
|
|
+ clocks = <&pll2 0>;
|
|
+ clock-output-names = "codec";
|
|
+ };
|
|
+
|
|
mbus_clk: clk@01c2015c {
|
|
#clock-cells = <0>;
|
|
compatible = "allwinner,sun5i-a13-mbus-clk";
|
|
--- a/arch/arm/boot/dts/sun7i-a20.dtsi
|
|
+++ b/arch/arm/boot/dts/sun7i-a20.dtsi
|
|
@@ -464,6 +464,14 @@
|
|
clock-output-names = "spi3";
|
|
};
|
|
|
|
+ codec_clk: clk@01c20140 {
|
|
+ #clock-cells = <0>;
|
|
+ compatible = "allwinner,sun4i-a10-codec-clk";
|
|
+ reg = <0x01c20140 0x4>;
|
|
+ clocks = <&pll2 0>;
|
|
+ clock-output-names = "codec";
|
|
+ };
|
|
+
|
|
mbus_clk: clk@01c2015c {
|
|
#clock-cells = <0>;
|
|
compatible = "allwinner,sun5i-a13-mbus-clk";
|