mirror of https://github.com/hak5/openwrt.git
370 lines
12 KiB
C
370 lines
12 KiB
C
/*
|
|
* Broadcom device-specific manifest constants.
|
|
*
|
|
* Copyright 2006, Broadcom Corporation
|
|
* All Rights Reserved.
|
|
*
|
|
* THIS SOFTWARE IS OFFERED "AS IS", AND BROADCOM GRANTS NO WARRANTIES OF ANY
|
|
* KIND, EXPRESS OR IMPLIED, BY STATUTE, COMMUNICATION OR OTHERWISE. BROADCOM
|
|
* SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS
|
|
* FOR A SPECIFIC PURPOSE OR NONINFRINGEMENT CONCERNING THIS SOFTWARE.
|
|
* $Id: bcmdevs.h,v 1.1.1.17 2006/04/15 01:29:08 michael Exp $
|
|
*/
|
|
|
|
#ifndef _BCMDEVS_H
|
|
#define _BCMDEVS_H
|
|
|
|
#include "bcm4710.h"
|
|
|
|
/* Known PCI vendor Id's */
|
|
#define VENDOR_EPIGRAM 0xfeda
|
|
#define VENDOR_BROADCOM 0x14e4
|
|
#define VENDOR_3COM 0x10b7
|
|
#define VENDOR_NETGEAR 0x1385
|
|
#define VENDOR_DIAMOND 0x1092
|
|
#define VENDOR_DELL 0x1028
|
|
#define VENDOR_HP 0x0e11
|
|
#define VENDOR_APPLE 0x106b
|
|
|
|
/* PCI Device Id's */
|
|
#define BCM4210_DEVICE_ID 0x1072 /* never used */
|
|
#define BCM4211_DEVICE_ID 0x4211
|
|
#define BCM4230_DEVICE_ID 0x1086 /* never used */
|
|
#define BCM4231_DEVICE_ID 0x4231
|
|
|
|
#define BCM4410_DEVICE_ID 0x4410 /* bcm44xx family pci iline */
|
|
#define BCM4430_DEVICE_ID 0x4430 /* bcm44xx family cardbus iline */
|
|
#define BCM4412_DEVICE_ID 0x4412 /* bcm44xx family pci enet */
|
|
#define BCM4432_DEVICE_ID 0x4432 /* bcm44xx family cardbus enet */
|
|
|
|
#define BCM3352_DEVICE_ID 0x3352 /* bcm3352 device id */
|
|
#define BCM3360_DEVICE_ID 0x3360 /* bcm3360 device id */
|
|
|
|
#define EPI41210_DEVICE_ID 0xa0fa /* bcm4210 */
|
|
#define EPI41230_DEVICE_ID 0xa10e /* bcm4230 */
|
|
|
|
#define BCM47XX_ILINE_ID 0x4711 /* 47xx iline20 */
|
|
#define BCM47XX_V90_ID 0x4712 /* 47xx v90 codec */
|
|
#define BCM47XX_ENET_ID 0x4713 /* 47xx enet */
|
|
#define BCM47XX_EXT_ID 0x4714 /* 47xx external i/f */
|
|
#define BCM47XX_USB_ID 0x4715 /* 47xx usb */
|
|
#define BCM47XX_USBH_ID 0x4716 /* 47xx usb host */
|
|
#define BCM47XX_USBD_ID 0x4717 /* 47xx usb device */
|
|
#define BCM47XX_IPSEC_ID 0x4718 /* 47xx ipsec */
|
|
#define BCM47XX_ROBO_ID 0x4719 /* 47xx/53xx roboswitch core */
|
|
#define BCM47XX_USB20H_ID 0x471a /* 47xx usb 2.0 host */
|
|
#define BCM47XX_USB20D_ID 0x471b /* 47xx usb 2.0 device */
|
|
#define BCM47XX_ATA100_ID 0x471d /* 47xx parallel ATA */
|
|
#define BCM47XX_SATAXOR_ID 0x471e /* 47xx serial ATA & XOR DMA */
|
|
#define BCM47XX_GIGETH_ID 0x471f /* 47xx GbE (5700) */
|
|
|
|
#define BCM47XX_SMBUS_EMU_ID 0x47fe /* 47xx emulated SMBus device */
|
|
#define BCM47XX_XOR_EMU_ID 0x47ff /* 47xx emulated XOR engine */
|
|
|
|
#define BCM4710_CHIP_ID 0x4710 /* 4710 chipid returned by sb_chip() */
|
|
#define BCM4710_DEVICE_ID 0x4710 /* 4710 primary function 0 */
|
|
|
|
#define BCM4402_CHIP_ID 0x4402 /* 4402 chipid */
|
|
#define BCM4402_ENET_ID 0x4402 /* 4402 enet */
|
|
#define BCM4402_V90_ID 0x4403 /* 4402 v90 codec */
|
|
#define BCM4401_ENET_ID 0x170c /* 4401b0 production enet cards */
|
|
|
|
#define BCM4306_CHIP_ID 0x4306 /* 4306 chipcommon chipid */
|
|
#define BCM4306_D11G_ID 0x4320 /* 4306 802.11g */
|
|
#define BCM4306_D11G_ID2 0x4325
|
|
#define BCM4306_D11A_ID 0x4321 /* 4306 802.11a */
|
|
#define BCM4306_UART_ID 0x4322 /* 4306 uart */
|
|
#define BCM4306_V90_ID 0x4323 /* 4306 v90 codec */
|
|
#define BCM4306_D11DUAL_ID 0x4324 /* 4306 dual A+B */
|
|
|
|
#define BCM4309_PKG_ID 1 /* 4309 package id */
|
|
|
|
#define BCM4311_CHIP_ID 0x4311 /* 4311 PCIe 802.11a/b/g */
|
|
#define BCM4311_D11G_ID 0x4311 /* 4311 802.11b/g id */
|
|
#define BCM4311_D11DUAL_ID 0x4312 /* 4311 802.11a/b/g id */
|
|
#define BCM4311_D11A_ID 0x4313 /* 4311 802.11a id */
|
|
|
|
#define BCM4303_D11B_ID 0x4303 /* 4303 802.11b */
|
|
#define BCM4303_PKG_ID 2 /* 4303 package id */
|
|
|
|
#define BCMGPRS_UART_ID 0x4333 /* Uart id used by 4306/gprs card */
|
|
#define BCMGPRS2_UART_ID 0x4344 /* Uart id used by 4306/gprs card */
|
|
|
|
#define BCM4704_CHIP_ID 0x4704 /* 4704 chipcommon chipid */
|
|
#define BCM4704_ENET_ID 0x4706 /* 4704 enet (Use 47XX_ENET_ID instead!) */
|
|
|
|
#define BCM4318_CHIP_ID 0x4318 /* 4318 chip common chipid */
|
|
#define BCM4318_D11G_ID 0x4318 /* 4318 802.11b/g id */
|
|
#define BCM4318_D11DUAL_ID 0x4319 /* 4318 802.11a/b/g id */
|
|
#define BCM4318_D11A_ID 0x431a /* 4318 802.11a id */
|
|
|
|
#define BCM4321_CHIP_ID 0x4321 /* 4321 chip common chipid */
|
|
#define BCM4321_D11N_ID 0x4328 /* 4321 802.11n dualband id */
|
|
#define BCM4321_D11N2G_ID 0x4329 /* 4321 802.11n 2.4Hgz band id */
|
|
#define BCM4321_D11N5G_ID 0x432a /* 4321 802.11n 5Ghz band id */
|
|
|
|
#define BCM4331_CHIP_ID 0x4331 /* 4331 chip common chipid */
|
|
#define BCM4331_D11N2G_ID 0x4330 /* 4331 802.11n 2.4Ghz band id */
|
|
#define BCM4331_D11N_ID 0x4331 /* 4331 802.11n dualband id */
|
|
#define BCM4331_D11N5G_ID 0x4332 /* 4331 802.11n 5Ghz band id */
|
|
|
|
#define HDLSIM5350_PKG_ID 1 /* HDL simulator package id for a 5350 */
|
|
#define HDLSIM_PKG_ID 14 /* HDL simulator package id */
|
|
#define HWSIM_PKG_ID 15 /* Hardware simulator package id */
|
|
|
|
#define BCM4712_CHIP_ID 0x4712 /* 4712 chipcommon chipid */
|
|
#define BCM4712_MIPS_ID 0x4720 /* 4712 base devid */
|
|
#define BCM4712LARGE_PKG_ID 0 /* 340pin 4712 package id */
|
|
#define BCM4712SMALL_PKG_ID 1 /* 200pin 4712 package id */
|
|
#define BCM4712MID_PKG_ID 2 /* 225pin 4712 package id */
|
|
|
|
#define BCM5365_CHIP_ID 0x5365 /* 5365 chipcommon chipid */
|
|
#define BCM5350_CHIP_ID 0x5350 /* bcm5350 chipcommon chipid */
|
|
#define BCM5352_CHIP_ID 0x5352 /* bcm5352 chipcommon chipid */
|
|
|
|
#define BCM4320_CHIP_ID 0x4320 /* bcm4320 chipcommon chipid */
|
|
|
|
#define BCM4328_CHIP_ID 0x4328 /* bcm4328 chipcommon chipid */
|
|
|
|
#define FPGA_JTAGM_ID 0x43f0 /* FPGA jtagm device id */
|
|
#define BCM43XX_JTAGM_ID 0x43f1 /* 43xx jtagm device id */
|
|
#define BCM43XXOLD_JTAGM_ID 0x4331 /* 43xx old jtagm device id */
|
|
|
|
#define SDIOH_FPGA_ID 0x43f2 /* sdio host fpga */
|
|
#define SDIOD_FPGA_ID 0x43f4 /* sdio device fpga */
|
|
|
|
#define MIMO_FPGA_ID 0x43f8 /* FPGA mimo minimacphy device id */
|
|
|
|
#define BCM4785_CHIP_ID 0x4785 /* 4785 chipcommon chipid */
|
|
|
|
/* PCMCIA vendor Id's */
|
|
|
|
#define VENDOR_BROADCOM_PCMCIA 0x02d0
|
|
|
|
/* SDIO vendor Id's */
|
|
#define VENDOR_BROADCOM_SDIO 0x00BF
|
|
|
|
|
|
/* boardflags */
|
|
#define BFL_BTCOEXIST 0x0001 /* This board implements Bluetooth coexistance */
|
|
#define BFL_PACTRL 0x0002 /* This board has gpio 9 controlling the PA */
|
|
#define BFL_AIRLINEMODE 0x0004 /* This board implements gpio13 radio disable indication */
|
|
#define BFL_ENETROBO 0x0010 /* This board has robo switch or core */
|
|
#define BFL_CCKHIPWR 0x0040 /* Can do high-power CCK transmission */
|
|
#define BFL_ENETADM 0x0080 /* This board has ADMtek switch */
|
|
#define BFL_ENETVLAN 0x0100 /* This board has vlan capability */
|
|
#define BFL_AFTERBURNER 0x0200 /* This board supports Afterburner mode */
|
|
#define BFL_NOPCI 0x0400 /* This board leaves PCI floating */
|
|
#define BFL_FEM 0x0800 /* This board supports the Front End Module */
|
|
#define BFL_EXTLNA 0x1000 /* This board has an external LNA */
|
|
#define BFL_HGPA 0x2000 /* This board has a high gain PA */
|
|
#define BFL_BTCMOD 0x4000 /* This board' BTCOEXIST is in the alternate gpios */
|
|
#define BFL_ALTIQ 0x8000 /* Alternate I/Q settings */
|
|
|
|
/* boardflags2 */
|
|
#define BFL2_RXBB_INT_REG_DIS 0x00000001 /* This board has an external rxbb regulator */
|
|
#define BFL2_SSWITCH_AVAIL 0x00000002 /* This board has a superswitch for > 2 antennas */
|
|
#define BFL2_TXPWRCTRL_EN 0x00000004 /* This board permits TX Power Control to be enabled */
|
|
|
|
/* board specific GPIO assignment, gpio 0-3 are also customer-configurable led */
|
|
#define BOARD_GPIO_BTCMOD_IN 0x010 /* bit 4 is the alternate BT Coexistance Input */
|
|
#define BOARD_GPIO_BTCMOD_OUT 0x020 /* bit 5 is the alternate BT Coexistance Out */
|
|
#define BOARD_GPIO_BTC_IN 0x080 /* bit 7 is BT Coexistance Input */
|
|
#define BOARD_GPIO_BTC_OUT 0x100 /* bit 8 is BT Coexistance Out */
|
|
#define BOARD_GPIO_PACTRL 0x200 /* bit 9 controls the PA on new 4306 boards */
|
|
#define PCI_CFG_GPIO_SCS 0x10 /* PCI config space bit 4 for 4306c0 slow clock source */
|
|
#define PCI_CFG_GPIO_HWRAD 0x20 /* PCI config space GPIO 13 for hw radio disable */
|
|
#define PCI_CFG_GPIO_XTAL 0x40 /* PCI config space GPIO 14 for Xtal powerup */
|
|
#define PCI_CFG_GPIO_PLL 0x80 /* PCI config space GPIO 15 for PLL powerdown */
|
|
|
|
/* power control defines */
|
|
#define PLL_DELAY 150 /* us pll on delay */
|
|
#define FREF_DELAY 200 /* us fref change delay */
|
|
#define MIN_SLOW_CLK 32 /* us Slow clock period */
|
|
#define XTAL_ON_DELAY 1000 /* us crystal power-on delay */
|
|
|
|
/* Reference Board Types */
|
|
|
|
#define BU4710_BOARD 0x0400
|
|
#define VSIM4710_BOARD 0x0401
|
|
#define QT4710_BOARD 0x0402
|
|
|
|
#define BU4309_BOARD 0x040a
|
|
#define BCM94309CB_BOARD 0x040b
|
|
#define BCM94309MP_BOARD 0x040c
|
|
#define BCM4309AP_BOARD 0x040d
|
|
|
|
#define BCM94302MP_BOARD 0x040e
|
|
|
|
#define BU4306_BOARD 0x0416
|
|
#define BCM94306CB_BOARD 0x0417
|
|
#define BCM94306MP_BOARD 0x0418
|
|
|
|
#define BCM94710D_BOARD 0x041a
|
|
#define BCM94710R1_BOARD 0x041b
|
|
#define BCM94710R4_BOARD 0x041c
|
|
#define BCM94710AP_BOARD 0x041d
|
|
|
|
#define BU2050_BOARD 0x041f
|
|
|
|
|
|
#define BCM94309G_BOARD 0x0421
|
|
|
|
#define BU4704_BOARD 0x0423
|
|
#define BU4702_BOARD 0x0424
|
|
|
|
#define BCM94306PC_BOARD 0x0425 /* pcmcia 3.3v 4306 card */
|
|
|
|
|
|
#define BCM94702MN_BOARD 0x0428
|
|
|
|
/* BCM4702 1U CompactPCI Board */
|
|
#define BCM94702CPCI_BOARD 0x0429
|
|
|
|
/* BCM4702 with BCM95380 VLAN Router */
|
|
#define BCM95380RR_BOARD 0x042a
|
|
|
|
/* cb4306 with SiGe PA */
|
|
#define BCM94306CBSG_BOARD 0x042b
|
|
|
|
/* cb4306 with SiGe PA */
|
|
#define PCSG94306_BOARD 0x042d
|
|
|
|
/* bu4704 with sdram */
|
|
#define BU4704SD_BOARD 0x042e
|
|
|
|
/* Dual 11a/11g Router */
|
|
#define BCM94704AGR_BOARD 0x042f
|
|
|
|
/* 11a-only minipci */
|
|
#define BCM94308MP_BOARD 0x0430
|
|
|
|
|
|
|
|
#define BU4712_BOARD 0x0444
|
|
#define BU4712SD_BOARD 0x045d
|
|
#define BU4712L_BOARD 0x045f
|
|
|
|
/* BCM4712 boards */
|
|
#define BCM94712AP_BOARD 0x0445
|
|
#define BCM94712P_BOARD 0x0446
|
|
|
|
/* BCM4318 boards */
|
|
#define BU4318_BOARD 0x0447
|
|
#define CB4318_BOARD 0x0448
|
|
#define MPG4318_BOARD 0x0449
|
|
#define MP4318_BOARD 0x044a
|
|
#define SD4318_BOARD 0x044b
|
|
|
|
/* BCM63XX boards */
|
|
#define BCM96338_BOARD 0x6338
|
|
#define BCM96348_BOARD 0x6348
|
|
|
|
/* Another mp4306 with SiGe */
|
|
#define BCM94306P_BOARD 0x044c
|
|
|
|
/* mp4303 */
|
|
#define BCM94303MP_BOARD 0x044e
|
|
|
|
/* mpsgh4306 */
|
|
#define BCM94306MPSGH_BOARD 0x044f
|
|
|
|
/* BRCM 4306 w/ Front End Modules */
|
|
#define BCM94306MPM 0x0450
|
|
#define BCM94306MPL 0x0453
|
|
|
|
/* 4712agr */
|
|
#define BCM94712AGR_BOARD 0x0451
|
|
|
|
/* pcmcia 4303 */
|
|
#define PC4303_BOARD 0x0454
|
|
|
|
/* 5350K */
|
|
#define BCM95350K_BOARD 0x0455
|
|
|
|
/* 5350R */
|
|
#define BCM95350R_BOARD 0x0456
|
|
|
|
/* 4306mplna */
|
|
#define BCM94306MPLNA_BOARD 0x0457
|
|
|
|
/* 4320 boards */
|
|
#define BU4320_BOARD 0x0458
|
|
#define BU4320S_BOARD 0x0459
|
|
#define BCM94320PH_BOARD 0x045a
|
|
|
|
/* 4306mph */
|
|
#define BCM94306MPH_BOARD 0x045b
|
|
|
|
/* 4306pciv */
|
|
#define BCM94306PCIV_BOARD 0x045c
|
|
|
|
#define BU4712SD_BOARD 0x045d
|
|
|
|
#define BCM94320PFLSH_BOARD 0x045e
|
|
|
|
#define BU4712L_BOARD 0x045f
|
|
#define BCM94712LGR_BOARD 0x0460
|
|
#define BCM94320R_BOARD 0x0461
|
|
|
|
#define BU5352_BOARD 0x0462
|
|
|
|
#define BCM94318MPGH_BOARD 0x0463
|
|
|
|
#define BU4311_BOARD 0x0464
|
|
#define BCM94311MC_BOARD 0x0465
|
|
#define BCM94311MCAG_BOARD 0x0466
|
|
|
|
#define BCM95352GR_BOARD 0x0467
|
|
|
|
/* bcm95351agr */
|
|
#define BCM95351AGR_BOARD 0x0470
|
|
|
|
/* bcm94704mpcb */
|
|
#define BCM94704MPCB_BOARD 0x0472
|
|
|
|
/* 4785 boards */
|
|
#define BU4785_BOARD 0x0478
|
|
|
|
/* 4321 boards */
|
|
#define BU4321_BOARD 0x046b
|
|
#define BU4321E_BOARD 0x047c
|
|
#define MP4321_BOARD 0x046c
|
|
#define CB2_4321_BOARD 0x046d
|
|
#define MC4321_BOARD 0x046e
|
|
|
|
/* # of GPIO pins */
|
|
#define GPIO_NUMPINS 16
|
|
|
|
/* radio ID codes */
|
|
#define NORADIO_ID 0xe4f5
|
|
#define NORADIO_IDCODE 0x4e4f5246
|
|
|
|
#define BCM2050_ID 0x2050
|
|
#define BCM2050_IDCODE 0x02050000
|
|
#define BCM2050A0_IDCODE 0x1205017f
|
|
#define BCM2050A1_IDCODE 0x2205017f
|
|
#define BCM2050R8_IDCODE 0x8205017f
|
|
|
|
#define BCM2055_ID 0x2055
|
|
#define BCM2055_IDCODE 0x02055000
|
|
#define BCM2055A0_IDCODE 0x1205517f
|
|
|
|
#define BCM2060_ID 0x2060
|
|
#define BCM2060_IDCODE 0x02060000
|
|
#define BCM2060WW_IDCODE 0x1206017f
|
|
|
|
#define BCM2062_ID 0x2062
|
|
#define BCM2062_IDCODE 0x02062000
|
|
#define BCM2062A0_IDCODE 0x0206217f
|
|
|
|
/* parts of an idcode: */
|
|
#define IDCODE_MFG_MASK 0x00000fff
|
|
#define IDCODE_MFG_SHIFT 0
|
|
#define IDCODE_ID_MASK 0x0ffff000
|
|
#define IDCODE_ID_SHIFT 12
|
|
#define IDCODE_REV_MASK 0xf0000000
|
|
#define IDCODE_REV_SHIFT 28
|
|
|
|
#endif /* _BCMDEVS_H */
|