openwrt

Commit Graph

Author	SHA1	Message	Date
Florian Fainelli	b89c81929e	fix SPI message control handling for BCM6338/6348 BCM6338 and BCM6338 have their MSG_CONTROL register width of 8-bits instead of 16-bits. We were previously using a 16-bits write which corrupted the first byte of the TX FIFO. Also the message type was always set to Full-duplex even in the case of half-duplex messages. SVN-Revision: 32409	2012-06-17 16:17:29 +00:00
Jonas Gorski	e34018cc9e	bcm63xx: add support for the HSSPI controller Add support for the HSSPI controller found on bcm6328 and SPI attached flash. SVN-Revision: 31879	2012-05-27 13:22:33 +00:00

Author

SHA1

Message

Date

Florian Fainelli

b89c81929e

fix SPI message control handling for BCM6338/6348

BCM6338 and BCM6338 have their MSG_CONTROL register width of 8-bits instead of
16-bits. We were previously using a 16-bits write which corrupted the first
byte of the TX FIFO. Also the message type was always set to Full-duplex even
in the case of half-duplex messages.

SVN-Revision: 32409

2012-06-17 16:17:29 +00:00

Jonas Gorski

e34018cc9e

bcm63xx: add support for the HSSPI controller

Add support for the HSSPI controller found on bcm6328 and SPI attached
flash.

SVN-Revision: 31879

2012-05-27 13:22:33 +00:00

2 Commits (27fea0b6d7ee3bfebfac2ed860dbd4bdaff7a0b1)