hak5
/
openwrt
mirror of https://github.com/hak5/openwrt.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

ipq806x: fix EA8500 switch control 

EA8500 has pcie2 slot unequipped.
By EA8500 hw design default pcie2 reset gpio (gpio63) is used to
reset the switch. That's why enabling pcie2 brings the switch into
a working state.

So let's just control the gpio63 without enabling the pcie2 slot.

We have to remove the pcie2_pins node so the gpio63 is not defined
twice. Because pcie2 node has a reference to pcie2_pins we have to
remove it as well.

Signed-off-by: Pavel Kubelun <be.dissent@gmail.com>
[slh: rebase for kernel v4.14 as well]
Signed-off-by: Stefan Lippers-Hollmann <s.l-h@gmx.de>
openwrt-19.07
Pavel Kubelun 2018-01-18 19:45:15 +03:00 committed by John Crispin
parent 7a4f9c5993
commit 7f694ef3d9
2 changed files with 36 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
target/linux/ipq806x/files-4.14/arch/arm/boot/dts/qcom-ipq8064-ea8500.dts
View File

@ -39,6 +39,10 @@
soc {
pinmux@800000 {
pinctrl-0 = <&switch_reset>;
pinctrl-names = "default";
button_pins: button_pins {
mux {
pins = "gpio65", "gpio67", "gpio68";
@ -66,6 +70,16 @@
};
};
switch_reset: switch_reset_pins {
mux {
pins = "gpio63";
function = "gpio";
drive-strength = <2>;
bias-disable;
output-low;
};
};
mdio0_pins: mdio0_pins {
mux {
pins = "gpio0", "gpio1";
@ -164,10 +178,6 @@
status = "ok";
};
pcie2: pci@1b900000 {
status = "ok";
};
nand@1ac00000 {
status = "ok";
@ -404,3 +414,7 @@
};
};
};
/delete-node/ &pcie2_pins;
/delete-node/ &pcie2;

22
target/linux/ipq806x/files-4.9/arch/arm/boot/dts/qcom-ipq8064-ea8500.dts
View File

@ -39,6 +39,10 @@
soc {
pinmux@800000 {
pinctrl-0 = <&switch_reset>;
pinctrl-names = "default";
button_pins: button_pins {
mux {
pins = "gpio65", "gpio67", "gpio68";
@ -66,6 +70,16 @@
};
};
switch_reset: switch_reset_pins {
mux {
pins = "gpio63";
function = "gpio";
drive-strength = <2>;
bias-disable;
output-low;
};
};
mdio0_pins: mdio0_pins {
mux {
pins = "gpio0", "gpio1";
@ -164,10 +178,6 @@
status = "ok";
};
pcie2: pci@1b900000 {
status = "ok";
};
nand@1ac00000 {
status = "ok";
@ -404,3 +414,7 @@
};
};
};
/delete-node/ &pcie2_pins;
/delete-node/ &pcie2;