mirror of https://github.com/hak5/openwrt-owl.git
149 lines
3.3 KiB
Diff
149 lines
3.3 KiB
Diff
From 880b7aa2e2c62e54245fb77d92db502175232d86 Mon Sep 17 00:00:00 2001
|
|
From: Zhao Qiang <qiang.zhao@nxp.com>
|
|
Date: Wed, 12 Oct 2016 11:01:17 +0800
|
|
Subject: [PATCH 140/141] config: add freescale config for amr64
|
|
|
|
Signed-off-by: Zhao Qiang <qiang.zhao@nxp.com>
|
|
---
|
|
arch/arm64/configs/freescale.config | 134 +++++++++++++++++++++++++++++++++++
|
|
1 file changed, 134 insertions(+)
|
|
create mode 100644 arch/arm64/configs/freescale.config
|
|
|
|
--- /dev/null
|
|
+++ b/arch/arm64/configs/freescale.config
|
|
@@ -0,0 +1,134 @@
|
|
+# general options
|
|
+CONFIG_LOCALVERSION_AUTO=y
|
|
+CONFIG_SLAB=y
|
|
+CONFIG_MODULE_FORCE_LOAD=y
|
|
+CONFIG_MODVERSIONS=y
|
|
+CONFIG_ARM64_VA_BITS_48=y
|
|
+CONFIG_BLK_DEV_RAM=y
|
|
+CONFIG_BLK_DEV_RAM_SIZE=262144
|
|
+CONFIG_PRINTK_TIME=y
|
|
+CONFIG_PID_IN_CONTEXTIDR=y
|
|
+CONFIG_IPV6=y
|
|
+# iommu
|
|
+CONFIG_IOMMU_SUPPORT=y
|
|
+CONFIG_ARM_SMMU=y
|
|
+# dpaa2
|
|
+CONFIG_STAGING=y
|
|
+CONFIG_FSL_MC_BUS=y
|
|
+CONFIG_FSL_MC_RESTOOL=y
|
|
+CONFIG_FSL_MC_DPIO=y
|
|
+CONFIG_FSL_DPAA2=y
|
|
+CONFIG_NET_NS=y
|
|
+CONFIG_FSL_DPAA2_DCE=y
|
|
+CONFIG_FSL_DCE_FLOW_LIMIT=65536
|
|
+CONFIG_FSL_DCE_API_TIME_TRIAL=m
|
|
+CONFIG_LS_SOC_DRIVERS=y
|
|
+# mdio
|
|
+CONFIG_FSL_XGMAC_MDIO=y
|
|
+CONFIG_MDIO_BUS_MUX_MMIOREG=y
|
|
+# phy
|
|
+CONFIG_AQUANTIA_PHY=y
|
|
+CONFIG_VITESSE_PHY=y
|
|
+CONFIG_REALTEK_PHY=y
|
|
+CONFIG_FIXED_PHY=y
|
|
+# reset support
|
|
+CONFIG_POWER_RESET_LAYERSCAPE=y
|
|
+# pci
|
|
+CONFIG_PCI_LAYERSCAPE=y
|
|
+CONFIG_PCI_HOST_GENERIC=y
|
|
+CONFIG_E1000=y
|
|
+CONFIG_E1000E=y
|
|
+# clock driver
|
|
+CONFIG_CLK_QORIQ=y
|
|
+# usb
|
|
+CONFIG_USB_XHCI_HCD=y
|
|
+CONFIG_USB_DWC3=y
|
|
+CONFIG_DMADEVICES=y
|
|
+# ahci/sata
|
|
+CONFIG_AHCI_QORIQ=y
|
|
+# esdhc
|
|
+CONFIG_MMC_SDHCI_OF_ESDHC=y
|
|
+# virtualization
|
|
+CONFIG_VHOST_NET=y
|
|
+CONFIG_KVM_ARM_MAX_VCPUS=8
|
|
+# I2C
|
|
+CONFIG_I2C=y
|
|
+CONFIG_I2C_CHARDEV=y
|
|
+CONFIG_I2C_MUX=y
|
|
+CONFIG_I2C_MUX_PCA954x=y
|
|
+CONFIG_I2C_IMX=y
|
|
+# hardware monitor
|
|
+CONFIG_SENSORS_LM90=y
|
|
+CONFIG_SENSORS_INA2XX=y
|
|
+# DPAA 1
|
|
+CONFIG_HAS_FSL_QBMAN=y
|
|
+CONFIG_CRYPTO_DEV_FSL_CAAM=y
|
|
+# network
|
|
+CONFIG_BRIDGE=m
|
|
+CONFIG_MACVLAN=y
|
|
+CONFIG_FSL_SDK_FMAN=y
|
|
+CONFIG_FMAN_ARM=y
|
|
+CONFIG_FSL_SDK_DPAA_ETH=y
|
|
+CONFIG_INET_ESP=y
|
|
+CONFIG_XFRM_USER=y
|
|
+CONFIG_NET_KEY=y
|
|
+# vfio
|
|
+CONFIG_VFIO=y
|
|
+CONFIG_VFIO_PCI=y
|
|
+CONFIG_VFIO_FSL_MC=y
|
|
+# CPU Frequency scaling
|
|
+CONFIG_CPU_FREQ=y
|
|
+CONFIG_CPU_FREQ_GOV_COMMON=y
|
|
+CONFIG_CPU_FREQ_STAT=y
|
|
+CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE=y
|
|
+CONFIG_CPU_FREQ_GOV_PERFORMANCE=y
|
|
+CONFIG_CPU_FREQ_GOV_POWERSAVE=y
|
|
+CONFIG_CPU_FREQ_GOV_USERSPACE=y
|
|
+CONFIG_CPU_FREQ_GOV_ONDEMAND=y
|
|
+CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
|
|
+CONFIG_QORIQ_CPUFREQ=y
|
|
+#ifc
|
|
+CONFIG_MTD_OF_PARTS=y
|
|
+CONFIG_MTD_GEN_PROBE=y
|
|
+CONFIG_MTD=y
|
|
+CONFIG_MTD_CMDLINE_PARTS=y
|
|
+CONFIG_MTD_BLOCK=y
|
|
+CONFIG_MTD_CFI=y
|
|
+CONFIG_MTD_CFI_ADV_OPTIONS=y
|
|
+CONFIG_MTD_CFI_INTELEXT=y
|
|
+CONFIG_MTD_CFI_AMDSTD=y
|
|
+CONFIG_MTD_CFI_STAA=y
|
|
+CONFIG_MTD_PHYSMAP_OF=y
|
|
+CONFIG_MTD_NAND=y
|
|
+CONFIG_MTD_NAND_FSL_IFC=y
|
|
+#spi
|
|
+CONFIG_SPI_FSL_DSPI=y
|
|
+CONFIG_MTD_SPI_NOR=y
|
|
+CONFIG_MTD_DATAFLASH=y
|
|
+CONFIG_MTD_M25P80=y
|
|
+CONFIG_MTD_SST25L=y
|
|
+#RTC
|
|
+CONFIG_RTC_DRV_DS3232=y
|
|
+#CryptoAPI
|
|
+CONFIG_CRYPTO_SHA256=y
|
|
+CONFIG_CRYPTO_SHA512=y
|
|
+# ls1046a
|
|
+CONFIG_MTD_CFI_BE_BYTE_SWAP=y
|
|
+CONFIG_SPI_FSL_QUADSPI=y
|
|
+CONFIG_RTC_DRV_PCF2127=y
|
|
+CONFIG_WATCHDOG=y
|
|
+CONFIG_IMX2_WDT=y
|
|
+CONFIG_HWMON=y
|
|
+CONFIG_SENSORS_LM90=y
|
|
+CONFIG_SENSORS_INA2XX=y
|
|
+CONFIG_EEPROM_AT24=y
|
|
+# lpuart
|
|
+CONFIG_SERIAL_FSL_LPUART=y
|
|
+CONFIG_SERIAL_FSL_LPUART_CONSOLE=y
|
|
+# ftm
|
|
+CONFIG_FTM_ALARM=y
|
|
+# qDMA
|
|
+CONFIG_FSL_QDMA=y
|
|
+CONFIG_DMATEST=y
|
|
+#NVMe
|
|
+CONFIG_BLK_DEV_NVME=y
|