mirror of https://github.com/hak5/openwrt-owl.git
back out change to generic-2.6/files/ and update 310-ssb_pcicore_fixes.patch for 2.6.23
SVN-Revision: 9281owl
parent
e29b73435a
commit
ceb5350cd3
|
@ -93,13 +93,10 @@ static void __init ssb_fixup_pcibridge(struct pci_dev *dev)
|
||||||
|
|
||||||
/* Enable PCI bridge BAR1 prefetch and burst */
|
/* Enable PCI bridge BAR1 prefetch and burst */
|
||||||
pci_write_config_dword(dev, SSB_BAR1_CONTROL, 3);
|
pci_write_config_dword(dev, SSB_BAR1_CONTROL, 3);
|
||||||
|
|
||||||
/* Make sure our latency is high enough to handle the devices behind us */
|
|
||||||
pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0xa8);
|
|
||||||
}
|
}
|
||||||
DECLARE_PCI_FIXUP_EARLY(PCI_ANY_ID, PCI_ANY_ID, ssb_fixup_pcibridge);
|
DECLARE_PCI_FIXUP_EARLY(PCI_ANY_ID, PCI_ANY_ID, ssb_fixup_pcibridge);
|
||||||
|
|
||||||
int __init pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
|
int __init pcibios_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
|
||||||
{
|
{
|
||||||
return ssb_mips_irq(extpci_core->dev) + 2;
|
return ssb_mips_irq(extpci_core->dev) + 2;
|
||||||
}
|
}
|
||||||
|
@ -113,7 +110,7 @@ static u32 get_cfgspace_addr(struct ssb_pcicore *pc,
|
||||||
|
|
||||||
if (unlikely(pc->cardbusmode && dev > 1))
|
if (unlikely(pc->cardbusmode && dev > 1))
|
||||||
goto out;
|
goto out;
|
||||||
if (bus == 0) {//FIXME busnumber ok?
|
if (bus == 0) {
|
||||||
/* Type 0 transaction */
|
/* Type 0 transaction */
|
||||||
if (unlikely(dev >= SSB_PCI_SLOT_MAX))
|
if (unlikely(dev >= SSB_PCI_SLOT_MAX))
|
||||||
goto out;
|
goto out;
|
||||||
|
@ -227,7 +224,7 @@ static int ssb_extpci_write_config(struct ssb_pcicore *pc,
|
||||||
val = *((const u32 *)buf);
|
val = *((const u32 *)buf);
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
writel(val, mmio);
|
writel(*((const u32 *)buf), mmio);
|
||||||
|
|
||||||
err = 0;
|
err = 0;
|
||||||
unmap:
|
unmap:
|
||||||
|
@ -310,8 +307,6 @@ static void ssb_pcicore_init_hostmode(struct ssb_pcicore *pc)
|
||||||
udelay(150);
|
udelay(150);
|
||||||
val |= SSB_PCICORE_CTL_RST; /* Deassert RST# */
|
val |= SSB_PCICORE_CTL_RST; /* Deassert RST# */
|
||||||
pcicore_write32(pc, SSB_PCICORE_CTL, val);
|
pcicore_write32(pc, SSB_PCICORE_CTL, val);
|
||||||
val = SSB_PCICORE_ARBCTL_INTERN;
|
|
||||||
pcicore_write32(pc, SSB_PCICORE_ARBCTL, val);
|
|
||||||
udelay(1);
|
udelay(1);
|
||||||
|
|
||||||
//TODO cardbus mode
|
//TODO cardbus mode
|
||||||
|
@ -341,7 +336,6 @@ static void ssb_pcicore_init_hostmode(struct ssb_pcicore *pc)
|
||||||
* The following needs change, if we want to port hostmode
|
* The following needs change, if we want to port hostmode
|
||||||
* to non-MIPS platform. */
|
* to non-MIPS platform. */
|
||||||
set_io_port_base((unsigned long)ioremap_nocache(SSB_PCI_MEM, 0x04000000));
|
set_io_port_base((unsigned long)ioremap_nocache(SSB_PCI_MEM, 0x04000000));
|
||||||
mdelay(300);
|
|
||||||
register_pci_controller(&ssb_pcicore_controller);
|
register_pci_controller(&ssb_pcicore_controller);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
|
@ -1,8 +1,8 @@
|
||||||
Index: linux-2.6.23-rc6/drivers/ssb/driver_pcicore.c
|
Index: linux-2.6.23/drivers/ssb/driver_pcicore.c
|
||||||
===================================================================
|
===================================================================
|
||||||
--- linux-2.6.23-rc6.orig/drivers/ssb/driver_pcicore.c 2007-09-21 16:23:52.000000000 +0800
|
--- linux-2.6.23.orig/drivers/ssb/driver_pcicore.c 2007-10-13 04:20:23.235499369 +0200
|
||||||
+++ linux-2.6.23-rc6/drivers/ssb/driver_pcicore.c 2007-09-21 16:24:08.000000000 +0800
|
+++ linux-2.6.23/drivers/ssb/driver_pcicore.c 2007-10-13 04:21:28.895241103 +0200
|
||||||
@@ -93,6 +93,9 @@
|
@@ -93,10 +93,13 @@
|
||||||
|
|
||||||
/* Enable PCI bridge BAR1 prefetch and burst */
|
/* Enable PCI bridge BAR1 prefetch and burst */
|
||||||
pci_write_config_dword(dev, SSB_BAR1_CONTROL, 3);
|
pci_write_config_dword(dev, SSB_BAR1_CONTROL, 3);
|
||||||
|
@ -12,6 +12,11 @@ Index: linux-2.6.23-rc6/drivers/ssb/driver_pcicore.c
|
||||||
}
|
}
|
||||||
DECLARE_PCI_FIXUP_EARLY(PCI_ANY_ID, PCI_ANY_ID, ssb_fixup_pcibridge);
|
DECLARE_PCI_FIXUP_EARLY(PCI_ANY_ID, PCI_ANY_ID, ssb_fixup_pcibridge);
|
||||||
|
|
||||||
|
-int __init pcibios_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
|
||||||
|
+int __init pcibios_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
|
||||||
|
{
|
||||||
|
return ssb_mips_irq(extpci_core->dev) + 2;
|
||||||
|
}
|
||||||
@@ -110,7 +113,7 @@
|
@@ -110,7 +113,7 @@
|
||||||
|
|
||||||
if (unlikely(pc->cardbusmode && dev > 1))
|
if (unlikely(pc->cardbusmode && dev > 1))
|
||||||
|
|
Loading…
Reference in New Issue