hak5
/
openwrt-owl
mirror of https://github.com/hak5/openwrt-owl.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

ipq806x: reduce PCIe buffer size setting to fix potential data corruption issues 

Signed-off-by: Felix Fietkau <nbd@openwrt.org>

SVN-Revision: 47545
owl
Felix Fietkau 2015-11-21 10:55:05 +00:00
parent 49d4a980d7
commit 9c114740ef
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
target/linux/ipq806x/patches-3.18/114-pcie-add-ctlr-init.patch
View File

@ -229,8 +229,8 @@
+ writel(upper_32_bits(pp->mem_bus_addr), + writel(upper_32_bits(pp->mem_bus_addr),
+ pcie->dbi + PCIE20_PLR_IATU_UTAR); + pcie->dbi + PCIE20_PLR_IATU_UTAR);
+ +
+ /* 1K PCIE buffer setting */ + /* 256B PCIE buffer setting */
+ writel(0x3, pcie->dbi + PCIE20_AXI_MSTR_RESP_COMP_CTRL0); + writel(0x1, pcie->dbi + PCIE20_AXI_MSTR_RESP_COMP_CTRL0);
+ writel(0x1, pcie->dbi + PCIE20_AXI_MSTR_RESP_COMP_CTRL1); + writel(0x1, pcie->dbi + PCIE20_AXI_MSTR_RESP_COMP_CTRL1);
+} +}
+ +

4
target/linux/ipq806x/patches-4.1/114-pcie-add-ctlr-init.patch
View File

@ -229,8 +229,8 @@
+ writel(upper_32_bits(pp->mem_bus_addr), + writel(upper_32_bits(pp->mem_bus_addr),
+ pcie->dbi + PCIE20_PLR_IATU_UTAR); + pcie->dbi + PCIE20_PLR_IATU_UTAR);
+ +
+ /* 1K PCIE buffer setting */ + /* 256B PCIE buffer setting */
+ writel(0x3, pcie->dbi + PCIE20_AXI_MSTR_RESP_COMP_CTRL0); + writel(0x1, pcie->dbi + PCIE20_AXI_MSTR_RESP_COMP_CTRL0);
+ writel(0x1, pcie->dbi + PCIE20_AXI_MSTR_RESP_COMP_CTRL1); + writel(0x1, pcie->dbi + PCIE20_AXI_MSTR_RESP_COMP_CTRL1);
+} +}
+ +