openwrt-owl/target/linux/ar71xx/files/arch/mips/ath79/mach-cap4200ag.c

132 lines
3.4 KiB
C
Raw Normal View History

/*
* Senao CAP4200AG board support
*
* Copyright (C) 2012 Gabor Juhos <juhosg@openwrt.org>
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License version 2 as published
* by the Free Software Foundation.
*/
#include <linux/pci.h>
#include <linux/phy.h>
#include <linux/platform_device.h>
#include <linux/ath9k_platform.h>
#include <asm/mach-ath79/ar71xx_regs.h>
#include "common.h"
#include "dev-ap9x-pci.h"
#include "dev-eth.h"
#include "dev-gpio-buttons.h"
#include "dev-leds-gpio.h"
#include "dev-m25p80.h"
#include "dev-spi.h"
#include "dev-usb.h"
#include "dev-wmac.h"
#include "machtypes.h"
#define CAP4200AG_GPIO_LED_PWR_GREEN 12
#define CAP4200AG_GPIO_LED_PWR_AMBER 13
#define CAP4200AG_GPIO_LED_LAN_GREEN 14
#define CAP4200AG_GPIO_LED_LAN_AMBER 15
#define CAP4200AG_GPIO_LED_WLAN_GREEN 18
#define CAP4200AG_GPIO_LED_WLAN_AMBER 19
#define CAP4200AG_GPIO_BTN_RESET 17
#define CAP4200AG_KEYS_POLL_INTERVAL 20 /* msecs */
#define CAP4200AG_KEYS_DEBOUNCE_INTERVAL (3 * CAP4200AG_KEYS_POLL_INTERVAL)
#define CAP4200AG_MAC_OFFSET 0
#define CAP4200AG_WMAC_CALDATA_OFFSET 0x1000
#define CAP4200AG_PCIE_CALDATA_OFFSET 0x5000
static struct gpio_led cap4200ag_leds_gpio[] __initdata = {
{
.name = "senao:green:pwr",
.gpio = CAP4200AG_GPIO_LED_PWR_GREEN,
.active_low = 1,
},
{
.name = "senao:amber:pwr",
.gpio = CAP4200AG_GPIO_LED_PWR_AMBER,
.active_low = 1,
},
{
.name = "senao:green:lan",
.gpio = CAP4200AG_GPIO_LED_LAN_GREEN,
.active_low = 1,
},
{
.name = "senao:amber:lan",
.gpio = CAP4200AG_GPIO_LED_LAN_AMBER,
.active_low = 1,
},
{
.name = "senao:green:wlan",
.gpio = CAP4200AG_GPIO_LED_WLAN_GREEN,
.active_low = 1,
},
{
.name = "senao:amber:wlan",
.gpio = CAP4200AG_GPIO_LED_WLAN_AMBER,
.active_low = 1,
},
};
static struct gpio_keys_button cap4200ag_gpio_keys[] __initdata = {
{
.desc = "Reset button",
.type = EV_KEY,
.code = KEY_RESTART,
.debounce_interval = CAP4200AG_KEYS_DEBOUNCE_INTERVAL,
.gpio = CAP4200AG_GPIO_BTN_RESET,
.active_low = 1,
},
};
static void __init cap4200ag_setup(void)
{
u8 *art = (u8 *) KSEG1ADDR(0x1fff0000);
u8 mac[6];
ath79_gpio_output_select(CAP4200AG_GPIO_LED_LAN_GREEN,
AR934X_GPIO_OUT_GPIO);
ath79_gpio_output_select(CAP4200AG_GPIO_LED_LAN_AMBER,
AR934X_GPIO_OUT_GPIO);
ath79_register_m25p80(NULL);
ath79_register_leds_gpio(-1, ARRAY_SIZE(cap4200ag_leds_gpio),
cap4200ag_leds_gpio);
ath79_register_gpio_keys_polled(-1, CAP4200AG_KEYS_POLL_INTERVAL,
ARRAY_SIZE(cap4200ag_gpio_keys),
cap4200ag_gpio_keys);
ath79_init_mac(mac, art + CAP4200AG_MAC_OFFSET, -1);
ath79_wmac_disable_2ghz();
ath79_register_wmac(art + CAP4200AG_WMAC_CALDATA_OFFSET, mac);
ath79_init_mac(mac, art + CAP4200AG_MAC_OFFSET, -2);
ap91_pci_init(art + CAP4200AG_PCIE_CALDATA_OFFSET, mac);
ath79_setup_ar934x_eth_cfg(AR934X_ETH_CFG_RGMII_GMAC0 |
AR934X_ETH_CFG_SW_ONLY_MODE);
ath79_register_mdio(0, 0x0);
ath79_init_mac(ath79_eth0_data.mac_addr,
art + CAP4200AG_MAC_OFFSET, -2);
/* GMAC0 is connected to an external PHY */
ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_RGMII;
ath79_eth0_data.phy_mask = BIT(0);
ath79_eth0_data.mii_bus_dev = &ath79_mdio0_device.dev;
ath79_eth0_pll_data.pll_1000 = 0x06000000;
ath79_register_eth(0);
}
MIPS_MACHINE(ATH79_MACH_CAP4200AG, "CAP4200AG", "Senao CAP4200AG",
cap4200ag_setup);