mirror of https://github.com/hak5/openwrt-owl.git
75 lines
1.8 KiB
Diff
75 lines
1.8 KiB
Diff
|
From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <rafal@milecki.pl>
|
||
|
Date: Tue, 27 Jun 2017 19:35:27 +0200
|
||
|
Subject: [PATCH] ARM: dts: BCM5301X: Specify USB ports for each controller
|
||
|
MIME-Version: 1.0
|
||
|
Content-Type: text/plain; charset=UTF-8
|
||
|
Content-Transfer-Encoding: 8bit
|
||
|
|
||
|
Northstar has 3 controllers: OHCI and EHCI (each with 2 ports) and XHCI
|
||
|
(with just 1 port). Describe them in the DT. In future this will allow
|
||
|
to reference them as trigger sources.
|
||
|
|
||
|
Signed-off-by: Rafał Miłecki <rafal@milecki.pl>
|
||
|
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
|
||
|
---
|
||
|
arch/arm/boot/dts/bcm5301x.dtsi | 34 ++++++++++++++++++++++++++++++++++
|
||
|
1 file changed, 34 insertions(+)
|
||
|
|
||
|
--- a/arch/arm/boot/dts/bcm5301x.dtsi
|
||
|
+++ b/arch/arm/boot/dts/bcm5301x.dtsi
|
||
|
@@ -272,6 +272,19 @@
|
||
|
reg = <0x00021000 0x1000>;
|
||
|
interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
phys = <&usb2_phy>;
|
||
|
+
|
||
|
+ #address-cells = <1>;
|
||
|
+ #size-cells = <0>;
|
||
|
+
|
||
|
+ ehci_port1: port@1 {
|
||
|
+ reg = <1>;
|
||
|
+ #trigger-source-cells = <0>;
|
||
|
+ };
|
||
|
+
|
||
|
+ ehci_port2: port@2 {
|
||
|
+ reg = <2>;
|
||
|
+ #trigger-source-cells = <0>;
|
||
|
+ };
|
||
|
};
|
||
|
|
||
|
ohci: ohci@22000 {
|
||
|
@@ -280,6 +293,19 @@
|
||
|
compatible = "generic-ohci";
|
||
|
reg = <0x00022000 0x1000>;
|
||
|
interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
+
|
||
|
+ #address-cells = <1>;
|
||
|
+ #size-cells = <0>;
|
||
|
+
|
||
|
+ ohci_port1: port@1 {
|
||
|
+ reg = <1>;
|
||
|
+ #trigger-source-cells = <0>;
|
||
|
+ };
|
||
|
+
|
||
|
+ ohci_port2: port@2 {
|
||
|
+ reg = <2>;
|
||
|
+ #trigger-source-cells = <0>;
|
||
|
+ };
|
||
|
};
|
||
|
};
|
||
|
|
||
|
@@ -300,6 +326,14 @@
|
||
|
interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
phys = <&usb3_phy>;
|
||
|
phy-names = "usb";
|
||
|
+
|
||
|
+ #address-cells = <1>;
|
||
|
+ #size-cells = <0>;
|
||
|
+
|
||
|
+ xhci_port1: port@1 {
|
||
|
+ reg = <1>;
|
||
|
+ #trigger-source-cells = <0>;
|
||
|
+ };
|
||
|
};
|
||
|
};
|
||
|
|