mirror of https://github.com/hak5/openwrt-owl.git
51 lines
2.1 KiB
Diff
51 lines
2.1 KiB
Diff
|
From e535f01dffb6dd9e09934fa219be52af3437a8f6 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Mathieu Olivari <mathieu@codeaurora.org>
|
||
|
|
Date: Thu, 19 Feb 2015 20:36:27 -0800
|
||
|
|
Subject: [PATCH 3/3] ARM: msm: add watchdog entries to DT timer binding doc
|
||
|
|
|
||
|
|
The watchdog has been reworked to use the same DT node as the timer.
|
||
|
|
This change is updating the device tree doc accordingly.
|
||
|
|
|
||
|
|
Signed-off-by: Mathieu Olivari <mathieu@codeaurora.org>
|
||
|
|
---
|
||
|
|
Documentation/devicetree/bindings/arm/msm/timer.txt | 16 +++++++++++++---
|
||
|
|
1 file changed, 13 insertions(+), 3 deletions(-)
|
||
|
|
|
||
|
|
--- a/Documentation/devicetree/bindings/arm/msm/timer.txt
|
||
|
|
+++ b/Documentation/devicetree/bindings/arm/msm/timer.txt
|
||
|
|
@@ -9,11 +9,17 @@ Properties:
|
||
|
|
"qcom,scss-timer" - scorpion subsystem
|
||
|
|
|
||
|
|
- interrupts : Interrupts for the the debug timer, the first general purpose
|
||
|
|
- timer, and optionally a second general purpose timer in that
|
||
|
|
- order.
|
||
|
|
+ timer, and optionally a second general purpose timer, and
|
||
|
|
+ optionally as well, 2 watchdog interrupts, in that order.
|
||
|
|
|
||
|
|
- reg : Specifies the base address of the timer registers.
|
||
|
|
|
||
|
|
+- clocks: Reference to the parent clocks, one per output clock. The parents
|
||
|
|
+ must appear in the same order as the clock names.
|
||
|
|
+
|
||
|
|
+- clock-names: The name of the clocks as free-form strings. They should be in
|
||
|
|
+ the same order as the clocks.
|
||
|
|
+
|
||
|
|
- clock-frequency : The frequency of the debug timer and the general purpose
|
||
|
|
timer(s) in Hz in that order.
|
||
|
|
|
||
|
|
@@ -29,9 +35,13 @@ Example:
|
||
|
|
compatible = "qcom,scss-timer", "qcom,msm-timer";
|
||
|
|
interrupts = <1 1 0x301>,
|
||
|
|
<1 2 0x301>,
|
||
|
|
- <1 3 0x301>;
|
||
|
|
+ <1 3 0x301>,
|
||
|
|
+ <1 4 0x301>,
|
||
|
|
+ <1 5 0x301>;
|
||
|
|
reg = <0x0200a000 0x100>;
|
||
|
|
clock-frequency = <19200000>,
|
||
|
|
<32768>;
|
||
|
|
+ clocks = <&sleep_clk>;
|
||
|
|
+ clock-names = "sleep";
|
||
|
|
cpu-offset = <0x40000>;
|
||
|
|
};
|