2009-02-08 19:36:13 +00:00
|
|
|
--- a/arch/arm/mach-pxa/cpu-pxa.c
|
|
|
|
|
+++ b/arch/arm/mach-pxa/cpu-pxa.c
|
2008-04-27 16:56:19 +00:00
|
|
|
@@ -65,8 +65,8 @@ typedef struct
|
|
|
|
|
|
|
|
|
|
#define CCLKCFG_TURBO 0x1
|
|
|
|
|
#define CCLKCFG_FCS 0x2
|
|
|
|
|
-#define PXA25x_MIN_FREQ 99500
|
|
|
|
|
-#define PXA25x_MAX_FREQ 398100
|
|
|
|
|
+#define PXA25x_MIN_FREQ 99533
|
|
|
|
|
+#define PXA25x_MAX_FREQ 530842
|
|
|
|
|
#define MDREFR_DB2_MASK (MDREFR_K2DB2 | MDREFR_K1DB2)
|
|
|
|
|
#define MDREFR_DRI_MASK 0xFFF
|
|
|
|
|
|
|
|
|
|
@@ -75,12 +75,14 @@ typedef struct
|
|
|
|
|
static pxa_freqs_t pxa255_run_freqs[] =
|
|
|
|
|
{
|
|
|
|
|
/* CPU MEMBUS CCCR DIV2*/
|
|
|
|
|
- { 99500, 99500, 0x121, 1}, /* run= 99, turbo= 99, PXbus=50, SDRAM=50 */
|
|
|
|
|
- {132700, 132700, 0x123, 1}, /* run=133, turbo=133, PXbus=66, SDRAM=66 */
|
|
|
|
|
- {199100, 99500, 0x141, 0}, /* run=199, turbo=199, PXbus=99, SDRAM=99 */
|
|
|
|
|
- {265400, 132700, 0x143, 1}, /* run=265, turbo=265, PXbus=133, SDRAM=66 */
|
|
|
|
|
- {331800, 165900, 0x145, 1}, /* run=331, turbo=331, PXbus=166, SDRAM=83 */
|
|
|
|
|
- {398100, 99500, 0x161, 0}, /* run=398, turbo=398, PXbus=196, SDRAM=99 */
|
|
|
|
|
+ { 99533, 99533, 0x121, 1}, /* run= 99, turbo= 99, PXbus=50, SDRAM=50 */
|
|
|
|
|
+ {132710, 132710, 0x123, 1}, /* run=133, turbo=133, PXbus=66, SDRAM=66 */
|
|
|
|
|
+ {199066, 99533, 0x141, 0}, /* run=199, turbo=199, PXbus=99, SDRAM=99 */
|
|
|
|
|
+ {265421, 132710, 0x143, 0}, /* run=265, turbo=265, PXbus=133, SDRAM=133 */
|
|
|
|
|
+ {331776, 165888, 0x145, 1}, /* run=331, turbo=331, PXbus=166, SDRAM=83 */
|
|
|
|
|
+ {398131, 99533, 0x161, 0}, /* run=398, turbo=398, PXbus=99, SDRAM=99 */
|
|
|
|
|
+ {398131, 132710, 0x1c3, 0}, /* run=265, turbo=398, PXbus=133, SDRAM=133 */
|
|
|
|
|
+ {530842, 132710, 0x163, 0}, /* run=531, turbo=531, PXbus=133, SDRAM=133 */
|
|
|
|
|
{0,}
|
|
|
|
|
};
|
|
|
|
|
#define NUM_RUN_FREQS (sizeof(pxa255_run_freqs)/sizeof(pxa_freqs_t))
|
|
|
|
|
@@ -91,11 +93,11 @@ static struct cpufreq_frequency_table px
|
|
|
|
|
static pxa_freqs_t pxa255_turbo_freqs[] =
|
|
|
|
|
{
|
|
|
|
|
/* CPU MEMBUS CCCR DIV2*/
|
|
|
|
|
- { 99500, 99500, 0x121, 1}, /* run=99, turbo= 99, PXbus=50, SDRAM=50 */
|
|
|
|
|
- {199100, 99500, 0x221, 0}, /* run=99, turbo=199, PXbus=50, SDRAM=99 */
|
|
|
|
|
- {298500, 99500, 0x321, 0}, /* run=99, turbo=287, PXbus=50, SDRAM=99 */
|
|
|
|
|
- {298600, 99500, 0x1c1, 0}, /* run=199, turbo=287, PXbus=99, SDRAM=99 */
|
|
|
|
|
- {398100, 99500, 0x241, 0}, /* run=199, turbo=398, PXbus=99, SDRAM=99 */
|
|
|
|
|
+ { 99533, 99533, 0x121, 1}, /* run=99, turbo= 99, PXbus=99, SDRAM=50 */
|
|
|
|
|
+ {149299, 99533, 0x1a1, 0}, /* run=99, turbo=149, PXbus=99, SDRAM=99 */
|
|
|
|
|
+ {199066, 99533, 0x221, 0}, /* run=99, turbo=199, PXbus=99, SDRAM=99 */
|
|
|
|
|
+ {298598, 99533, 0x321, 0}, /* run=99, turbo=299, PXbus=99, SDRAM=99 */
|
|
|
|
|
+ {398131, 99533, 0x241, 1}, /* run=199, turbo=398, PXbus=99, SDRAM=50 */
|
|
|
|
|
{0,}
|
|
|
|
|
};
|
|
|
|
|
#define NUM_TURBO_FREQS (sizeof(pxa255_turbo_freqs)/sizeof(pxa_freqs_t))
|
