mirror of https://github.com/hak5/openwrt-owl.git
548 lines
12 KiB
Plaintext
548 lines
12 KiB
Plaintext
|
/*
|
||
|
* Copyright 2016 Gateworks Corporation
|
||
|
*
|
||
|
* This file is dual-licensed: you can use it either under the terms
|
||
|
* of the GPL or the X11 license, at your option. Note that this dual
|
||
|
* licensing only applies to this file, and not this project as a
|
||
|
* whole.
|
||
|
*
|
||
|
* a) This file is free software; you can redistribute it and/or
|
||
|
* modify it under the terms of the GNU General Public License as
|
||
|
* published by the Free Software Foundation; either version 2 of
|
||
|
* the License, or (at your option) any later version.
|
||
|
*
|
||
|
* This file is distributed in the hope that it will be useful,
|
||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
* GNU General Public License for more details.
|
||
|
*
|
||
|
* You should have received a copy of the GNU General Public
|
||
|
* License along with this file; if not, write to the Free
|
||
|
* Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
|
||
|
* MA 02110-1301 USA
|
||
|
*
|
||
|
* Or, alternatively,
|
||
|
*
|
||
|
* b) Permission is hereby granted, free of charge, to any person
|
||
|
* obtaining a copy of this software and associated documentation
|
||
|
* files (the "Software"), to deal in the Software without
|
||
|
* restriction, including without limitation the rights to use,
|
||
|
* copy, modify, merge, publish, distribute, sublicense, and/or
|
||
|
* sell copies of the Software, and to permit persons to whom the
|
||
|
* Software is furnished to do so, subject to the following
|
||
|
* conditions:
|
||
|
*
|
||
|
* The above copyright notice and this permission notice shall be
|
||
|
* included in all copies or substantial portions of the Software.
|
||
|
*
|
||
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
||
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
||
|
* OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
||
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
||
|
* HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
|
||
|
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
||
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||
|
* OTHER DEALINGS IN THE SOFTWARE.
|
||
|
*/
|
||
|
|
||
|
#include <dt-bindings/gpio/gpio.h>
|
||
|
|
||
|
/ {
|
||
|
/* these are used by bootloader for disabling nodes */
|
||
|
aliases {
|
||
|
led0 = &led0;
|
||
|
led1 = &led1;
|
||
|
nand = &gpmi;
|
||
|
usb0 = &usbh1;
|
||
|
usb1 = &usbotg;
|
||
|
};
|
||
|
|
||
|
chosen {
|
||
|
bootargs = "console=ttymxc1,115200";
|
||
|
};
|
||
|
|
||
|
leds {
|
||
|
compatible = "gpio-leds";
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_gpio_leds>;
|
||
|
|
||
|
led0: user1 {
|
||
|
label = "user1";
|
||
|
gpios = <&gpio4 10 GPIO_ACTIVE_HIGH>; /* MX6_PANLEDG */
|
||
|
default-state = "on";
|
||
|
linux,default-trigger = "heartbeat";
|
||
|
};
|
||
|
|
||
|
led1: user2 {
|
||
|
label = "user2";
|
||
|
gpios = <&gpio4 11 GPIO_ACTIVE_HIGH>; /* MX6_PANLEDR */
|
||
|
default-state = "off";
|
||
|
};
|
||
|
};
|
||
|
|
||
|
gpio_keys {
|
||
|
compatible = "gpio-keys";
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <0>;
|
||
|
|
||
|
user_pb {
|
||
|
label = "user_pb";
|
||
|
|
||
|
gpios = <&gsc_gpio 0 GPIO_ACTIVE_LOW>;
|
||
|
linux,code = <256>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
memory {
|
||
|
reg = <0x10000000 0x20000000>;
|
||
|
};
|
||
|
|
||
|
pps {
|
||
|
compatible = "pps-gpio";
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_pps>;
|
||
|
gpios = <&gpio1 26 GPIO_ACTIVE_HIGH>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
regulators {
|
||
|
compatible = "simple-bus";
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <0>;
|
||
|
|
||
|
reg_3p3v: regulator@0 {
|
||
|
compatible = "regulator-fixed";
|
||
|
reg = <0>;
|
||
|
regulator-name = "3P0V";
|
||
|
regulator-min-microvolt = <3300000>;
|
||
|
regulator-max-microvolt = <3300000>;
|
||
|
regulator-always-on;
|
||
|
};
|
||
|
|
||
|
reg_5p0v: regulator@1 {
|
||
|
compatible = "regulator-fixed";
|
||
|
reg = <1>;
|
||
|
regulator-name = "5P0V";
|
||
|
regulator-min-microvolt = <5000000>;
|
||
|
regulator-max-microvolt = <5000000>;
|
||
|
regulator-always-on;
|
||
|
};
|
||
|
|
||
|
reg_usb_otg_vbus: regulator@2 {
|
||
|
compatible = "regulator-fixed";
|
||
|
reg = <2>;
|
||
|
regulator-name = "usb_otg_vbus";
|
||
|
regulator-min-microvolt = <5000000>;
|
||
|
regulator-max-microvolt = <5000000>;
|
||
|
gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
|
||
|
enable-active-high;
|
||
|
};
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&gpmi {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_gpmi_nand>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&hdmi {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_hdmi>;
|
||
|
ddc-i2c-bus = <&i2c3>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&i2c1 {
|
||
|
clock-frequency = <100000>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_i2c1>;
|
||
|
status = "okay";
|
||
|
|
||
|
eeprom1: eeprom@50 {
|
||
|
compatible = "atmel,24c02";
|
||
|
reg = <0x50>;
|
||
|
pagesize = <16>;
|
||
|
};
|
||
|
|
||
|
eeprom2: eeprom@51 {
|
||
|
compatible = "atmel,24c02";
|
||
|
reg = <0x51>;
|
||
|
pagesize = <16>;
|
||
|
};
|
||
|
|
||
|
eeprom3: eeprom@52 {
|
||
|
compatible = "atmel,24c02";
|
||
|
reg = <0x52>;
|
||
|
pagesize = <16>;
|
||
|
};
|
||
|
|
||
|
eeprom4: eeprom@53 {
|
||
|
compatible = "atmel,24c02";
|
||
|
reg = <0x53>;
|
||
|
pagesize = <16>;
|
||
|
};
|
||
|
|
||
|
gsc: gsc@20 {
|
||
|
compatible = "gw,gsc";
|
||
|
reg = <0x20>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_gsc>;
|
||
|
interrupt-parent = <&gpio1>;
|
||
|
interrupts = <4 GPIO_ACTIVE_LOW>;
|
||
|
interrupt-controller;
|
||
|
#interrupt-cells = <1>;
|
||
|
|
||
|
/* GSC watchdog */
|
||
|
watchdog {
|
||
|
compatible = "gw,gsc_wdt";
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
/* Linux input events from GSC interrupt events */
|
||
|
input {
|
||
|
compatible = "gw,gsc_input";
|
||
|
interrupt-parent = <&gsc>;
|
||
|
interrupts = <0 1 2 5 7>;
|
||
|
interrupt-names = "button", "key-erased", "eeprom-wp", "tamper", "button-held";
|
||
|
status = "okay";
|
||
|
};
|
||
|
};
|
||
|
|
||
|
gsc_gpio: pca9555@23 {
|
||
|
compatible = "nxp,pca9555";
|
||
|
reg = <0x23>;
|
||
|
gpio-controller;
|
||
|
#gpio-cells = <2>;
|
||
|
interrupt-parent = <&gsc>;
|
||
|
interrupts = <4>;
|
||
|
};
|
||
|
|
||
|
gsc_hwmon: hwmon@29 {
|
||
|
compatible = "gw,gsc_hwmon";
|
||
|
reg = <0x29>;
|
||
|
};
|
||
|
|
||
|
gsc_rtc: ds1672@68 {
|
||
|
compatible = "dallas,ds1672";
|
||
|
reg = <0x68>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&i2c2 {
|
||
|
clock-frequency = <100000>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_i2c2>;
|
||
|
status = "okay";
|
||
|
|
||
|
/* LSM9DS1 magnetic sensor */
|
||
|
lsm9ds1-m@0x1c {
|
||
|
compatible = "st,lsm9ds1-mag";
|
||
|
reg = <0x1C>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_imu_mag>;
|
||
|
gpios = <&gpio1 2 GPIO_ACTIVE_LOW>; /* IRQ */
|
||
|
rot-matrix = /bits/ 16 <(1) (0) (0)
|
||
|
(0) (1) (0)
|
||
|
(0) (0) (1)>;
|
||
|
poll-interval = <100>;
|
||
|
min-interval = <13>;
|
||
|
fs-range = <0>;
|
||
|
};
|
||
|
|
||
|
/* LSM9DS1 accelerometer/gyroscope sensor */
|
||
|
lsm9ds1-ag@0x6a {
|
||
|
compatible = "st,lsm9ds1-acc-gyr";
|
||
|
reg = <0x6A>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_imu_acc>;
|
||
|
gpios = <&gpio7 13 GPIO_ACTIVE_LOW>, /* INT1 */
|
||
|
<&gpio4 5 GPIO_ACTIVE_LOW>; /* INT2 */
|
||
|
rot-matrix = /bits/ 16 <(1) (0) (0)
|
||
|
(0) (1) (0)
|
||
|
(0) (0) (1)>;
|
||
|
g-poll-interval = <100>;
|
||
|
g-min-interval = <2>;
|
||
|
g-fs-range = <0>;
|
||
|
x-poll-interval = <100>;
|
||
|
x-min-interval = <1>;
|
||
|
x-fs-range = <0>;
|
||
|
aa-filter-bw = <0>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&i2c3 {
|
||
|
clock-frequency = <100000>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_i2c3>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&pcie {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_pcie>;
|
||
|
reset-gpio = <&gpio1 0 GPIO_ACTIVE_LOW>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&pwm2 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_pwm2>; /* MX6_DIO1 */
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
&pwm3 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_pwm3>; /* MX6_DIO2 */
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
&pwm4 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_pwm4>; /* MX6_DIO3 */
|
||
|
status = "disabled";
|
||
|
};
|
||
|
|
||
|
&uart2 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_uart2>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&uart3 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_uart3>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&uart4 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_uart4>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&uart5 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_uart5>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&usbh1 {
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&usbotg {
|
||
|
vbus-supply = <®_usb_otg_vbus>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_usbotg>;
|
||
|
disable-over-current;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&usdhc3 {
|
||
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
||
|
pinctrl-0 = <&pinctrl_usdhc3>;
|
||
|
pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
|
||
|
pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
|
||
|
cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>;
|
||
|
vmmc-supply = <®_3p3v>;
|
||
|
no-1-8-v; /* firmware will remove if board revision supports */
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&wdog1 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_wdog>;
|
||
|
fsl,ext-reset-output;
|
||
|
};
|
||
|
|
||
|
&iomuxc {
|
||
|
imx6qdl-gw553x {
|
||
|
pinctrl_gpmi_nand: gpminandgrp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1
|
||
|
MX6QDL_PAD_NANDF_ALE__NAND_ALE 0xb0b1
|
||
|
MX6QDL_PAD_NANDF_WP_B__NAND_WP_B 0xb0b1
|
||
|
MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000
|
||
|
MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0xb0b1
|
||
|
MX6QDL_PAD_SD4_CMD__NAND_RE_B 0xb0b1
|
||
|
MX6QDL_PAD_SD4_CLK__NAND_WE_B 0xb0b1
|
||
|
MX6QDL_PAD_NANDF_D0__NAND_DATA00 0xb0b1
|
||
|
MX6QDL_PAD_NANDF_D1__NAND_DATA01 0xb0b1
|
||
|
MX6QDL_PAD_NANDF_D2__NAND_DATA02 0xb0b1
|
||
|
MX6QDL_PAD_NANDF_D3__NAND_DATA03 0xb0b1
|
||
|
MX6QDL_PAD_NANDF_D4__NAND_DATA04 0xb0b1
|
||
|
MX6QDL_PAD_NANDF_D5__NAND_DATA05 0xb0b1
|
||
|
MX6QDL_PAD_NANDF_D6__NAND_DATA06 0xb0b1
|
||
|
MX6QDL_PAD_NANDF_D7__NAND_DATA07 0xb0b1
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_gsc: gscgrp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x0001b0b0
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_hdmi: hdmigrp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE 0x1f8b0
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_i2c1: i2c1grp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
|
||
|
MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_i2c2: i2c2grp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
|
||
|
MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_i2c3: i2c3grp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
|
||
|
MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_imu_mag: gpioimxmaggrp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x1b0b0 /* IRQ */
|
||
|
MX6QDL_PAD_GPIO_7__GPIO1_IO07 0x1b0b0 /* data ready */
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_imu_acc: gpioimxaccgrp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x1b0b0 /* INT1 */
|
||
|
MX6QDL_PAD_GPIO_19__GPIO4_IO05 0x1b0b0 /* INT2 */
|
||
|
MX6QDL_PAD_GPIO_9__GPIO1_IO09 0x4001b0b0 /* Data enable */
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_gpio_leds: gpioledsgrp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_KEY_COL2__GPIO4_IO10 0x1b0b0
|
||
|
MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x1b0b0
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_pcie: pciegrp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_GPIO_0__GPIO1_IO00 0x1b0b0
|
||
|
MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x4001b0b0 /* PCIESKT_WDIS# */
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_pps: ppsgrp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 0x1b0b1
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_pwm2: pwm2grp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_SD1_DAT2__PWM2_OUT 0x1b0b1
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_pwm3: pwm3grp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_SD4_DAT1__PWM3_OUT 0x1b0b1
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_pwm4: pwm4grp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_uart2: uart2grp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA 0x1b0b1
|
||
|
MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA 0x1b0b1
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_uart3: uart3grp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
|
||
|
MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_uart4: uart4grp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
|
||
|
MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_uart5: uart5grp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_KEY_COL1__UART5_TX_DATA 0x1b0b1
|
||
|
MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA 0x1b0b1
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usbotg: usbotggrp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
|
||
|
MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x1b0b0 /* OTG_PWR_EN */
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc3: usdhc3grp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
|
||
|
MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
|
||
|
MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
|
||
|
MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
|
||
|
MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
|
||
|
MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
|
||
|
MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x17059 /* CD */
|
||
|
MX6QDL_PAD_NANDF_CS1__SD3_VSELECT 0x17059
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170b9
|
||
|
MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100b9
|
||
|
MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170b9
|
||
|
MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170b9
|
||
|
MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170b9
|
||
|
MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170b9
|
||
|
MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170b9 /* CD */
|
||
|
MX6QDL_PAD_NANDF_CS1__SD3_VSELECT 0x170b9
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170f9
|
||
|
MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100f9
|
||
|
MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170f9
|
||
|
MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170f9
|
||
|
MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170f9
|
||
|
MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170f9
|
||
|
MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170f9 /* CD */
|
||
|
MX6QDL_PAD_NANDF_CS1__SD3_VSELECT 0x170f9
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_wdog: wdoggrp {
|
||
|
fsl,pins = <
|
||
|
MX6QDL_PAD_DISP0_DAT8__WDOG1_B 0x1b0b0
|
||
|
>;
|
||
|
};
|
||
|
};
|
||
|
};
|