mirror of
https://github.com/EbookFoundation/free-programming-books.git
synced 2024-12-23 20:05:29 +00:00
Update with SystemVerilog FREE courses (#2248)
* Update with SystemVerilog FREE courses SystemVerilog is IEEE1800 standard and most widely used Hardware Description language * Update with SystemVerilog FREE course Update with SystemVerilog (IEEE1800 standard and commonly used Hardware Description Language)
This commit is contained in:
parent
339fd66cf8
commit
93a2121e51
@ -34,6 +34,7 @@
|
||||
* [Scala](#scala)
|
||||
* [Software Engineering](#software-engineering)
|
||||
* [Swift](#swift)
|
||||
* [SystemVerilog](#systemverilog)
|
||||
* [Theory](#theory)
|
||||
* [Web Development](#web-development)
|
||||
|
||||
@ -284,6 +285,12 @@
|
||||
* [Swiftris - Build an iOS Tetris app from scratch](https://www.bloc.io/swiftris-build-your-first-ios-game-with-swift)
|
||||
|
||||
|
||||
### SystemVerilog
|
||||
|
||||
* [SystemVerilog - Learn basics of SystemVerilog for Hardware Verification](https://verificationexcellence.teachable.com/p/learn-systemverilog)
|
||||
* [SystemVerilog based UVM Methodology - Learn to build UVM based Testbenches in SystemVerilog](https://verificationexcellence.teachable.com/p/learn-ovm-uvm)
|
||||
|
||||
|
||||
### Theory
|
||||
|
||||
* [Automata Theory](https://lagunita.stanford.edu/courses/course-v1:ComputerScience+Automata+Fall2016/about)
|
||||
|
Loading…
Reference in New Issue
Block a user