ch0ic3/free-programming-books
1
0
Fork 0
mirror of https://github.com/EbookFoundation/free-programming-books.git synced 2024-12-24 04:15:28 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Update with SystemVerilog FREE courses (#2248)

Browse Source 
* Update with SystemVerilog FREE courses

SystemVerilog is IEEE1800 standard and most widely used Hardware Description language

* Update with SystemVerilog FREE course

Update with SystemVerilog (IEEE1800 standard and commonly used Hardware Description Language)
This commit is contained in:
Ramdas M 2017-02-04 16:02:02 +05:30 committed by victor felder
parent 339fd66cf8
commit 93a2121e51
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
free-courses-en.md
View File

@ -34,6 +34,7 @@
* [Scala](#scala) * [Scala](#scala)
* [Software Engineering](#software-engineering) * [Software Engineering](#software-engineering)
* [Swift](#swift) * [Swift](#swift)
* [SystemVerilog](#systemverilog)
* [Theory](#theory) * [Theory](#theory)
* [Web Development](#web-development) * [Web Development](#web-development)
@ -284,6 +285,12 @@
* [Swiftris - Build an iOS Tetris app from scratch](https://www.bloc.io/swiftris-build-your-first-ios-game-with-swift) * [Swiftris - Build an iOS Tetris app from scratch](https://www.bloc.io/swiftris-build-your-first-ios-game-with-swift)
### SystemVerilog
* [SystemVerilog - Learn basics of SystemVerilog for Hardware Verification](https://verificationexcellence.teachable.com/p/learn-systemverilog)
* [SystemVerilog based UVM Methodology - Learn to build UVM based Testbenches in SystemVerilog](https://verificationexcellence.teachable.com/p/learn-ovm-uvm)
### Theory ### Theory
* [Automata Theory](https://lagunita.stanford.edu/courses/course-v1:ComputerScience+Automata+Fall2016/about) * [Automata Theory](https://lagunita.stanford.edu/courses/course-v1:ComputerScience+Automata+Fall2016/about)