add nand2tetris (#6239)

* add nand2tetris

* fix formatting for nand2tetris
pull/6254/head
Bruno-366 2021-10-15 02:41:45 +02:00 committed by GitHub
parent 4996cb3719
commit 71bf1be105
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 0 deletions

View File

@ -895,6 +895,7 @@
### Verilog / VHDL / SystemVerilog
* [nand2tetris](https://www.nand2tetris.org) - Shimon Schocken, Noam Nisan (Coursera)
* [SOC Verification Using SystemVerilog](http://verificationexcellence.in/online-courses/soc-verification-using-systemverilog)
* [SystemVerilog - Learn basics of SystemVerilog for Hardware Verification](https://verificationexcellence.teachable.com/p/learn-systemverilog)
* [SystemVerilog based UVM Methodology - Learn to build UVM based Testbenches in SystemVerilog](https://verificationexcellence.teachable.com/p/learn-ovm-uvm)